Fast Low Voltage Analog Four-Quadrant Multipliers Based on CMOS Inverters

Journal title

International Journal of Electronics and Telecommunications




vol. 56


No 4

Publication authors

Divisions of PAS

Nauki Techniczne


International Journal of Electronics and Telecommunications (IJET, eISSN 2300-1933, untill 2013 also print ISSN 2081-8491) is a periodical of Electronics and Telecommunications Committee of Polish Academy of Sciences and it is published by Warsaw Science Publishers of PAS. It continues tradition of the Electronics and Telecommunications Quarterly (ISSN 0867-6747) established in 1955 as the Rozprawy Elektrotechniczne. The IJET is a scientific periodical where papers present the results of original, theoretical, experimental and reviewed works. They consider widely recognized aspects of modern electronics, telecommunications, microelectronics, optoelectronics, radioelectronics and medical electronics.

The authors are outstanding scientists, well‐known experienced specialists as well as young researchers – mainly candidates for a doctor's degree. The papers present original approaches to problems, interesting research results, critical estimation of theories and methods, discuss current state or progress in a given branch of technology and describe development prospects. All the papers published in IJET are reviewed by international specialists who ensure that the publications are recognized as author's scientific output.

The printed periodical is distributed among all those who deal with electronics and telecommunications in national scientific centers as well as in numeral foreign institutions, and it is subscribed by many specialists and libraries. Its electronic version is available at

The papers received are published within half a year if the cooperation between author and the editorial staff is efficient. The papers may be submitted to the editorial office by the journal web page


Polish Academy of Sciences Committee of Electronics and Telecommunications




ISSN 2081-8491 (until 2012) ; eISSN 2300-1933 (since 2013)


Han G. (1998), CMOS transconductance multipliers: a tutorial, IEEE Trans. Circuits Syst. II, 45, 12, 1550. ; Dei M. (2008), A four quadrant CMOS analog multiplier based on the non ideal MOSFET I-V characteristics, null, 33. ; Hidayat R. (2009), Ota-based high frequency CMOS multiplier and squaring circuit, null, 1. ; Chen C. (2006), A low-power CMOS analog multiplier, Circuits and Systems II: Express Briefs, IEEE Transactions on, 53, 2, 100. ; Debono C. (2000), A low-voltage CMOS multiplier for RF applications, null, 225. ; Gilbert B. (1968), A precise four-quadrant multiplier with subnanosecond response, Solid-State Circuits, IEEE Journal of, 3, 4, 365. ; Song H.-J. (1990), An mos four-quadrant analog multiplier using simple two-input squaring circuits with source followers, Solid-State Circuits, IEEE Journal of, 25, 3, 841. ; Crols J. (1995), A 1.5 GHz highly linear CMOS downconversion mixer, Solid-State Circuits, IEEE Journal of, 30, 7, 736. ; Hsiao S.-Y. (1998), A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz rf downconversion mixer, Solid-State Circuits, IEEE Journal of, 33, 6, 859. ; Shahani A. (1997), A 12-mw wide dynamic range CMOS front-end for a portable gps receiver, Solid-State Circuits, IEEE Journal of, 32, 12, 2061. ; Barthelemy H. (2007), CMOS inverters based positive type second generation current conveyor, Analog Integrated Circuits and Signal Processing, 50, 141. ; Elnozahi M. (2007), Efficient synthesis methodology for optimal inverter-based transimpedance amplifiers, Analog Integrated Circuits and Signal Processing, 50, 205. ; Machowski W. (2010), CMOS inverter based analog multipliers, Przegld Elektrotechniczny, 86, 4, 209. ; Machowski W. (2008), Four-quadrant analog multiplier based on CMOS inverters, Analog Integr. Circuits Signal Process, 55, 3, 249. ; Nauta B. (1989), Linear CMOS transconductance element for vhf filters, Electronics Letters, 25, 7, 448. ; Machowski W. (2010), Quarter-square analog four-quadrant multiplier based on CMOS invertes and using low voltage high speed control circuits, null, 333. ; Machowski W. (2010), Broadband quarter-square 4Q analog multiplier based on CMOS inverters, null, 237.