Details

Title

Remarks on Statistical Design Centering

Journal title

International Journal of Electronics and Telecommunications

Yearbook

2011

Volume

vol. 57

Numer

No 2

Publication authors

Divisions of PAS

Nauki Techniczne

Description

International Journal of Electronics and Telecommunications (IJET, eISSN 2300-1933, untill 2013 also print ISSN 2081-8491) is a periodical of Electronics and Telecommunications Committee of Polish Academy of Sciences and it is published by Warsaw Science Publishers of PAS. It continues tradition of the Electronics and Telecommunications Quarterly (ISSN 0867-6747) established in 1955 as the Rozprawy Elektrotechniczne. The IJET is a scientific periodical where papers present the results of original, theoretical, experimental and reviewed works. They consider widely recognized aspects of modern electronics, telecommunications, microelectronics, optoelectronics, radioelectronics and medical electronics.

The authors are outstanding scientists, well‐known experienced specialists as well as young researchers – mainly candidates for a doctor's degree. The papers present original approaches to problems, interesting research results, critical estimation of theories and methods, discuss current state or progress in a given branch of technology and describe development prospects. All the papers published in IJET are reviewed by international specialists who ensure that the publications are recognized as author's scientific output.

The printed periodical is distributed among all those who deal with electronics and telecommunications in national scientific centers as well as in numeral foreign institutions, and it is subscribed by many specialists and libraries. Its electronic version is available at http://ijet.pl.

The papers received are published within half a year if the cooperation between author and the editorial staff is efficient. The papers may be submitted to the editorial office by the journal web page http://ijet.pl.

Publisher

Polish Academy of Sciences Committee of Electronics and Telecommunications

Date

2011

Identifier

ISSN 2081-8491 (until 2012) ; eISSN 2300-1933 (since 2013)

References

Chen J. (1993), A systematic approach to statistical modeling and its application to CMOS circuits, null, 1805. ; Michael C. (1993), Statistical modeling for computer-aided design of MOS VLSI circuits, doi.org/10.1007/978-1-4615-3150-0 ; Conti M. (1999), Parametric yield formulation of MOS IC's affected by mismatch effect, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, 18, 5, 582, doi.org/10.1109/43.759074 ; Low K. (1989), An efficient methodology for building macromodels of IC fabrication processes, IEEE Trans. Comput.-Aided Design, 8, 12, 1299, doi.org/10.1109/43.44510 ; Nassif S. (1984), FABRICS II: a statistically based IC fabrication process simulator, IEEE Trans. Comput.-Aided Design, 3, 1, 20. ; Stybliński M. (1986), Algorithms and software tools for IC yield optimization based on fundamental fabrication parameters, IEEE Trans. Comput.-Aided Design, 5, 1, 79, doi.org/10.1109/TCAD.1986.1270179 ; Pehl M. (2009), RaGAzi: A random and gradient-based approach to analog sizing for mixed discrete and continuous parameters, null, 113. ; Nye W. (1988), DELIGHT. SPICE: an optimization-based system for the design of integrated circuits, IEEE Trans. Comput.-Aided Design, 7, 4, 501, doi.org/10.1109/43.3185 ; Stybliński M. (1990), Design for circuit quality: yield maximization, minimax and Taguchi approach, null, 112. ; Müller A. (2001), Stochastic ordering of multivariate normal distributions, Ann. Inst. Statist. Math, 53, 3, 567, doi.org/10.1023/A:1014629416504 ; Gielen G. (2000), Computer-aided design of analog and mixed-signal integrated circuits, Proc. IEEE, 88, 12, 1825, doi.org/10.1109/5.899053 ; Rutebnbar R. (2007), Hierarchical modeling, optimization and synthesis for system-level analog and RF designs, Proc. of the IEEE, 95, 3, 640, doi.org/10.1109/JPROC.2006.889371 ; Zhang J. (1995), Yield and variability optimization of integrated circuits. ; Spence R. (1988), Tolerance design of electronic circuits. ; Opalski L. (1994), Deterministic optimization of stochastic circuit quality measures, null, 579. ; Stybliński M. (1986), Stochastic approximation approach to production yield optimization, Electronic Letters, 19, 8, 300, doi.org/10.1049/el:19830209 ; Batalov B. (1978), Some methods for statistical optimization of integrated microcircuits, Soviet Microelectronics (USA), 7, 4, 228. ; Lonc J. (1982), Yield optimization by stochastic programming with adaptive yield gradient estimator, null, 141. ; Opalski L. (1986), Generalization of yield optimization problem: maximum income approach, IEEE Trans. Comput.-Aided Design, 5, 2, 346, doi.org/10.1109/TCAD.1986.1270204 ; Rubinstein R. (1981), Simulation and the Monte Carlo Method, doi.org/10.1002/9780470316511 ; Ruszczyński A. (1986), A method of aggregate stochastic subgradients with on-line stepsize rules for convex stochastic programming problems, Math. Progr. Study, 28, 113, doi.org/10.1007/BFb0121128 ; Ogrodzki J. (1986), One-dimensional orthogonal search - a method for a segment approximation to acceptability region, Circ. Th. and Applications, 14, 181, doi.org/10.1002/cta.4490140302 ; Dharchoudhury A. (1995), Worst-case analysis and optimization of VLSI circuit performances, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, 14, 4, 481, doi.org/10.1109/43.372370 ; Opalski L. (1990), Yet another approach to statistical circuit design - stochastic minimax, null, 2264. ; Opalski L. (1992), GOSSIP - a generic system for statistical circuit design, null, 572. ; Müller-L G. (1990), Limit parameters: the general solution of the worst-case problem for the linearized case, null, 2256. ; Antreich K. (1994), Circuit analysis and optimization driven by worst-case distances, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, 13, 1, 57, doi.org/10.1109/43.273749 ; Seifi A. (1999), A unified approach to statistical design centering of integrated circuits with correlated parameters, IEEE Trans. Circuits Syst. I, 46, 1, 190, doi.org/10.1109/81.739265 ; Graeb H. (2007), Analog Design Centering and Sizing. ; Schwencker R. (2002), Analog circuit sizing using adaptive worst-case parameter sets, null, 581.

DOI

10.2478/v10177-011-0023-x

×