Details

Title

Feasibility of FPGA to HPC computation migration of plasma impurities diagnostic algorithms

Journal title

International Journal of Electronics and Telecommunications

Yearbook

2017

Numer

No 3

Publication authors

Keywords

Computer Networks and Communications ; Electrical and Electronic Engineering

Divisions of PAS

Nauki Techniczne

Abstract

<jats:title>Abstract</jats:title><jats:p>We present a feasibility study of fast events parameters estimation algorithms regarding their execution time. It is the first stage of procedure used on data gathered from gas electron multiplier (GEM) detector for diagnostic of plasma impurities. Measured execution times are estimates of achievable times for future and more complex algorithms. The work covers usage of Intel Xeon and Intel Xeon Phi - high-performance computing (HPC) devices as a possible replacement for FPGA with highlighted advantages and disadvantages. Results show that less than 10 ms feedback loop can be obtained with the usage of 25% hardware resources in Intel Xeon or 10% resources in Intel Xeon Phi which leaves space for future increase of algorithms complexity. Moreover, this work contains a simplified overview of basic problems in actual measurement systems for diagnostic of plasma impurities, and emerging trends in developed solutions.</jats:p>

Publisher

Polish Academy of Sciences Committee of Electronics and Telecommunications

Date

2017

Identifier

ISSN 2081-8491 (until 2012) ; eISSN 2300-1933 (since 2013)

DOI

10.1515/eletel-2017-0043

×