TitleA High-Speed Fully Digital Phase-Synchronizer Implemented in a Field Programmable Gate Array Device
Journal titleMetrology and Measurement Systems
Divisions of PASNauki Techniczne
PublisherPolish Academy of Sciences Committee on Metrology and Scientific Instrumentation
ReferencesFrankowski (null), An optical method for the time - to - digital converters characterization Budapest paper We, Proc IEEE, 14, 2015. ; Silberhorn (2003), Achilles Fiber - assisted detection with photon number resolution, Optics Letters, 28, 23. ; Wasilewski (2007), Spectral density matrix of a single photon measured, Phys Rev Lett, 1. ; Gaertner (2005), Fast and compact multichannel photon coincidence unit for quantum information processing, Rev Sci Instrum. ; Wasilewski (2008), of multiphoton events in spontaneous parametric down - conversion, Statistics Phys Rev. ; Zhu (2011), digital coincidence measurement system using FPGA techniques Nuclear Instruments and Methods in Physics Research Section, null, 11, 652. ; Cova (1970), Differential linearity testing and precision calibration of multichannel time sorters Nuclear Instruments, Methods, 37. ; Zieliński (2000), Digital Gated Single - Particle Counting System The Errors on and, Analysis IEEE Trans Measurement, 15, 1069. ; Wu (2010), Several key issues on implementing delay line based TDCs using, IEEE Trans Sci, 31, 1543. ; Chu (1978), The triggered phase - locked oscillator -, Packard J, 20, 8. ; Derogarian (2014), Time Synchronization Circuit with an Average ns One - Hop Skew for Wired Wearable Networks th Euromicro Conference on Digital System Design, null, 18, 4. ; Zieliński (2009), of single - stage time - interval measurement modules implemented in FPGA devices, Review Meas Syst, 30, 641. ; Chaberski (2016), Time to digital converter based on multiple tapped delay line Measurement, null, 89, 87. ; Wu (null), Three - Stage Quantum Cryptography Protocol under Collective - Rotation Noise, Entropy, 17, 2015. ; Frankowski (2016), Optical methods of the delay cells characteristics measurements and their applications Optical and, Quantum Electronics, 48, 1. ; Gisin (2002), Quantum cryptography of, Reviews Modern Physics, 1. ; Dudek (2000), high - resolution CMOS time - to - digital converter utilizing a Vernier delay line Solid - State Circuits, IEEE Trans, 21, 240. ; Szplet (2009), Auto - tuned counter synchronization in FPGA - based interpolation time digitisers, Electronics Letters, 24, 13. ; Tonietto (2006), MHz Bandwidth Low Noise RF All Digital PLL with ps Resolution Time to Digital Converter Solid - State Circuits Conference, null, 16, 150. ; Frankowski (2011), The phase fluctuations of the clock signal generated in the digital frequency synthesis process a, Electrical Review, 28, 87. ; Antonioli (2013), Channel acquisition system for Time - Correlated Single Counting, Photon Rev Sci Instrum, 12. ; Johnson (1988), Variable Delay Line PLL for CPU Coprocessor Synchronization of -, IEEE Journal Solid State Circuits, 22, 1218. ; Forsythe (1972), Von s Comparison Method for Random Sampling from the Normal and Other Distributions of, Mathematics Computation, 26, 39. ; Santos (1996), CMOS Delay Locked Loop and Sub - Nanosecond Time - to - Digital Converter Chip on, IEEE Transactions Nuclear Science, 17, 289. ; Dygdała (1995), Modular digital box - car for applications in pulsed laser spectroscopy, Rev Sci Instrum, 27, 3507. ; Rehacek (2003), Multiple - photon resolving fiber - loop detector A, Physical Review, 26, 67. ; Pirandola (null), Advances in Quantum, Nature Photonics, 2015. ; Buevich (2014), Hardware Assisted Clock Synchronization for Real - Time Sensor Networks Real - Time, Systems Symposium, 19, 268. ; Zieliński (1996), Digital Gated Single - Particle Counting Systems design and applications i, Metrologia, 199. ; Zieliński (2009), Accumulated jitter measurement of standard clock oscillators, Meas Syst, 14, 259. ; Park (null), High - performance reconfigurable coincidence counting unit based on a field programmable gate array, Applied Optics, 13, 2015. ; Kim (2013), low power small area cyclic time - to - digital converter in all - digital PLL for DVB application of Semiconductor Technology and, Journal Science, 23, 145. ; Xilinx Corp (2006), Product specification User Guide Evaluation Platform, null, 401.