[1] Zhang X.,Wu X., Geng C., Ping X., Chen S., Zhang H., An Improved Simplified PWM for Three-Level Neutral Point Clamped Inverter Based on Two-Level Common-Mode Voltage Reduction PWM, IEEE Trans. Power Electronics, vol. 35, no. 10, pp. 11143–11154 (2020).
[2] Kaniewski J.Z., Power flow controller based on bipolar direct PWM AC/AC converter operation with active load, Archives of Electrical Engineering, vol. 68, no. 2, pp. 341–356 (2019).
[3] Beniwal N., Townsend C., Farivar G., Pou J., Ceballos S., Tafti H., Band-Limited Three-Level Modulation for Balancing Capacitor Voltages in Neutral-Point-Clamped Converters, IEEE Trans. Power Electronics, vol. 35, no. 9, pp. 9737–9752 (2020).
[4] Pham K., Nguyen N., A Reduced Common-Mode-Voltage Pulsewidth Modulation Method With Output Harmonic Distortion Minimization for Three-Level Neutral-Point-Clamped Inverters, IEEE Trans. Power Electronics, vol. 35, no. 7, pp. 6944–6962 (2020).
[5] Li C., Yang T., Kulsangcharoen P., Lo Calzo G., Bozhko S., Gerada C., Wheeler P., A Modified Neutral-Point Balancing Space Vector Modulation for Three-Level Neutral Point Clamped Converters in High Speed Drives, IEEE Trans. Ind. Electronics, vol. 66, no. 2, pp. 910–921 (2019).
[6] Jordi Z., Josep P., Salvador C., A Comprehensive Study of a Hybrid Modulation Technique for the Neutral-Point-Clamped Converter, IEEE Trans. Ind. Electronics, vol. 56, no. 2, pp. 294–304 (2009).
[7] Nguyen T.K.T., Nguyen N.-V., Prasad N.R., Eliminated common mode voltage pulse width modulation to reduce output current ripple for multilevel inverters, IEEE Trans. Power Electronics, vol. 31, no. 8, pp. 5952–5966 (2016).
[8] Lee J.S., Lee K.B., Time-Offset Injection Method for Neutral-Point AC Ripple Voltage Reduction in a Three-Level Inverter, IEEE Trans. Power Electronics, vol. 31, no. 3, pp. 1931–1941 (2016).
[9] McGrath B.P., Holmes D.G., Meynard T., Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range, IEEE Trans. Power Electronics, vol. 21, no. 4, pp. 941–949 (2006).
[10] Chen J., He Y., Hasan S.U., Liu J., A comprehensive study on equivalent modulation waveforms of the SVM sequence for three-level inverters, IEEE Trans. Power Electronics, vol. 30, no. 12, pp. 7149–7158 (2015).
[11] Choi U.M., Lee J.S., Lee K.B., New modulation strategy to balance the neutral-point voltage for threelevel neutral-clamped inverter systems, IEEE Trans. Energy Conversion, vol. 29, no. 1, pp. 91–100 (2014). 218 Junlong Fang et al. Arch. Elect. Eng.
[12] Choi U.M., Lee K.B., Blaabjerg F., Method to minimize the low frequency neutral-point voltage oscillations with time-offset injection for neutral-point-clamped inverters, IEEE Trans. Ind. Appl., vol. 51, no. 2, pp. 1678–1691 (2015).
[13] Busquets-Monge S., Bordonau J., Boroyevich D., Somavilla S., The nearest three virtual space vector PWM – A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter, IEEE Power Electron. Lett., vol. 2, no. 1, pp. 11–15 (2004).
[14] Xiang C.Q., Shu C., Han D., Improved Virtual Space Vector Modulation for Three-Level Neutral- Point-Clamped Converter with Feedback of Neutral-Point Voltage, IEEE Trans. Power Electronics, vol. 33, no. 6, pp. 5452–5464 (2018).
[15] Mukherjee S., Giri S., Banerjee S., An Improved Adjustable Modulation Strategy for Three-Level NPC Inverters Considering Dynamic Loading Applications, IEEE Trans. Ind. Electronics, vol. 65, no. 10, pp. 3915–3925 (2018).
[16] Yonglong Zhang, Yuejun An, Guangyu Wang, Xiangling Kong, Multi motor neural PID relative coupling speed synchronous control, Archives of Electrical Engineering, vol. 69, no. 1, pp. 57–68 (2020).
[17] Peng S., Zhang G., Qin C., Zhou Z., Gu X., Xia C., MPTC of NP-clamped three-level inverter-fed permanent-magnet synchronous motor system for NP potential imbalance suppression, IET Electric Power Applications, vol. 14, no. 4, pp. 658–667 (2020).
[18] Qin C., Zhang C., Chen A., Xing X., A space vector modulation scheme of the quasi-Z-source threelevel T-type inverter for common-mode voltage reduction, vol. 65, iss. 10, pp. 8340–8350 (2018).
[19] Pham K., Nguyen N., A Reduced Common-Mode-Voltage Pulsewidth Modulation Method with Output Harmonic Distortion Minimization for Three-Level Neutral-Point-Clamped Inverters, IEEE Trans. Ind. Electronics, vol. 35, no. 7, pp. 6944–6962 (2020).
[20] Xu X., Zheng Z., Wang K., Yang B., Li Y., A Comprehensive Study of Common Mode Voltage Reduction and Neutral Point Potential Balance for a Back-to-Back Three-Level NPC Converter, IEEE Trans. Power Electronics, vol. 35, no. 8, pp. 7910–7920 (2020).
[21] Jiang W., Wang P., Ma M., A Novel Virtual Space Vector Modulation with Reduced Common-Mode Voltage and Eliminated Neutral Point Voltage Oscillation for Neutral Point Clamped Three-Level Inverter, IEEE Trans. Ind. Electronics, vol. 67, no. 2, pp. 884–894 (2020).