Search for: [Keywords = "SoC"]

Search results

Number of results: 3

items per page: 25 50 75

Sort by:

of 1

Simple Wide Frequency Range Impedance Meter Based on AD5933 Integrated Circuit

Konrad Chabowski Tomasz Piasecki Andrzej Dzierka Karol Nitsch

Metrology and Measurement Systems | 2015 | vol. 22 | No 1 | 13-24 | DOI: 10.1515/mms-2015-0006

Keywords impedance converter AD5933 SoC system on a chip measurement

Download PDF Download RIS Download Bibtex

Abstract

As it contains elements of complete digital impedance meter, the AD5933 integrated circuit is an interesting solution for impedance measurements. However, its use for measurements in a wide range of impedances and frequencies requires an additional digital and analogue circuitry. This paper presents the design and performance of a simple impedance meter based on the AD5933 IC. Apart from the AD5933 IC it consists of a clock generator with a programmable prescaler, a novel DC offset canceller for the excitation signal based on peak detectors and a current to voltage converter with switchable conversion ratios. The authors proposed a simple method for choosing the measurement frequency to minimalize errors resulting from the spectral leakage and distortion caused by a lack of an anti-aliasing filter in the DDS generator. Additionally, a novel method for the AD5933 IC calibration was proposed. It consists in a mathematical compensation of the systematic error occurring in the argument of the value returned from the AD5933 IC as a result. The performance of the whole system is demonstrated in an exemplary measurement.

Go to article

Authors and Affiliations

Konrad Chabowski

Tomasz Piasecki

Andrzej Dzierka

Karol Nitsch

SoPC-based DMA for PCI Express DAQ Cards

Krzysztof Mroczek

International Journal of Electronics and Telecommunications | 2021 | vol. 67 | No 4 | 565-570 | DOI: 10.24425/ijet.2021.137847

Keywords DAQ DMA SoC PCI Express FPGA transient analysis

Download PDF Download RIS Download Bibtex

Abstract

This paper presents low-cost, configurable PCI Express (PCIe) direct memory access (DMA) interface for implementation on Intel Cyclone V FPGAs. The DMA engine was designed to support DAQ tasks including pre-triggering acquisition for transient analysis and multichannel transmission. Performance of the interface has been evaluated on Terasic OVSK board (PCIe Gen2 x4). Target configuration of this interface is based on the Avalon-MM Hard IP for Cyclone V PCIe core and Jungo WinDriver x64 for Windows. A sample speed of 1200 MB/s has been reported for DMA writes to PCIe memory.

Go to article

Bibliography

[1] PCI Express Base Specification, rev. 3.0, PCI-SIG, Nov. 2010
[2] A. Wójcik, R. Łukaszewski, R. Kowalik, W. Winiecki, “Nonintrusive Appliance Load Monitoring: An Overview, Laboratory Test Results and Research Directions”, Sensors, 2019, 19, 3621
[3] A. Wójcik, P. Bilski, R. Łukaszewski, K. Dowalla, R. Kowalik, “Identification of the State of Electrical Appliances with the Use of a Pulse Signal Generator”, Energies, 2021, 14, 673.
[4] K. N. Trung, E. Dekneuvel, B. Nicolle, O. Zammit, C. N. Van, G. Jacquemod, “Using FPGA for Real Time Power Monitoring in a NIALM System”, In Proc. 2013 IEEE International Symposium on Industrial Electronics (ISIE), 2013, pp. 1-6
[5] Intel Corporation, Modular Scatter-Gather DMA Core, In Embedded Peripherals IP User Guide v. 18.1
[6] Intel Corporation, Intel® Quartus® Prime Standard Edition User Guide v. 18.1, Platform Designer
[7] Intel Corporation, Cyclone® V Avalon® Memory Mapped (Avalon-MM) Interface for PCIe Solutions User Guide, UG-01110, 2020
[8] Intel Corporation,V-Series Avalon-MM DMA Interface for PCIe Solutions User Guide, UG-01154, 2016
[9] WinDriver, https://www.jungo.com/st/products/windriver/wd_windows/
[10] OpenVINO Stater Kit GT Edition User Manual, available on https://www.terasic.com.tw/
[11] L. Rota, M. Caselle, S. Chilingaryan, A. Kopmann, M. Weber, “A PCIe DMA Architecture for Multi-Gigabyte Per Second Data Transmission”, IEEE Transactions on Nuclear Science, vol. 62, no. 3, 2015, pp. 972 - 976
[12] A. Byszuk, J. Kołodziejski, G. Kasprowicz, K. Późniak, W. M. Zabołotny “Implementation of PCI Express bus communication for FPGA-based data acquisition systems”, In Proceedings of SPIE Vol. 8454, 2015
[13] L. Boyang, “Research and Implementation of XDMA High Speed Data Transmission IP Core Based on PCI Express and FPGA”, in 2019 IEEE 1st International Conference on Civil Aviation Safety and Information Technology (ICCASIT), Oct. 2019, pp. 408–411

Go to article

Authors and Affiliations

Krzysztof Mroczek

Institute of Radioelectronics and Multimedia Technology, Warsaw University of Technology, Poland

A Concept of V2G Battery Charging Station as the Implementation of IoT and Cyber Physical Network System

Muhammad Nasir Nelly Safitri Rachmawati Yassir Muhammad Arhami

International Journal of Electronics and Telecommunications | 2023 | vol. 69 | No 2 | 269-273 | DOI: 10.24425/ijet.2023.144360

Keywords IoT cyber physical network V2G EV SoC charging station

Download PDF Download RIS Download Bibtex

Abstract

The integration of the internet of things (IoT) and cyber physical network into the battery charging station system is critical to the success and long-term viability of the vehicle to grid (V2G) trend for future automobiles in terms of environmental and energy sustainability. The goal of this article is to create a V2G battery charging station concept using the internet of things (IoT) and a cyber physical network system. The V2G charging station concept was developed with the idea that every charging electric vehicle (EV) can communicate and coordinate with the charging station's control center, which includes a cyber physical system that addresses privacy and security concerns. The communication protocol must also be considered by the charging station. The preliminary test has been taken into consideration. Normal hours (for case one), peak hours (for case two), and valley hours (for case three), respectively, were created as charging circumstances for EVs at charging stations. Simulations were run for each of the three case scenarios. Each EV's battery state of charge (SoC) is provided a 50 percent initial charge and user-defined SoC restrictions. The MATLAB/SIMULINK platform was used to run the case simulations. The grid frequency, charging station output power, and the EV's battery SoC were all observed during the 24- hour simulation. As a result, the developed V2G charging station concept can regulate its input and output power depending on the battery status of the EVs inside the charging station, as well as provide frequency regulation service to the grid while meeting the energy demand of EV customers.

Go to article

Authors and Affiliations

Muhammad Nasir

Nelly Safitri

Rachmawati

Yassir

Muhammad Arhami

Politeknik Negeri Lhokseumawe, Indonesia

Search results

Filters

Search results

Simple Wide Frequency Range Impedance Meter Based on AD5933 Integrated Circuit

Abstract

Authors and Affiliations

SoPC-based DMA for PCI Express DAQ Cards

Abstract

Bibliography

Authors and Affiliations

A Concept of V2G Battery Charging Station as the Implementation of IoT and Cyber Physical Network System

Abstract

Authors and Affiliations