Search results

Filters

  • Journals
  • Authors
  • Keywords
  • Date
  • Type

Search results

Number of results: 21
items per page: 25 50 75
Sort by:
Download PDF Download RIS Download Bibtex

Abstract

The global (absolute) stability of nonlinear systems with negative feedbacks and positive descriptor linear parts is addressed. Transfer matrices of positive descriptor linear systems are analyzed. The characteristics u = f(e) of the nonlinear parts satisfy the condition
ke  ≤ f(e) ≤ ke for some positive k, k. It is shown that the nonlinear feedback systems are globally asymptotically stable if the Nyquist plots of the positive descriptor linear parts are located in the right-hand side of the circles (–¹/k₁,  –¹/k₂).

Go to article

Authors and Affiliations

T. Kaczorek
Download PDF Download RIS Download Bibtex

Abstract

The observation inflation effect consists in the fact that observing an action being performed can create false memories that this action has actually been performed by the observer. The present study examined the relationship between this effect and interrogative suggestibility. A procedure based on the Gudjonsson Suggestibility Scale was used to assess two kinds of suggestibility: the tendency to yield to suggestive questions (Yield) and the tendency to change answers after feedback (Shift). The participants first watched a film depicting a woman performing simple activities and performed various activities themselves during the film. In order to determine whether the observation inflation effect occurred, the participants performed a source-monitoring test. The observation inflation effect was replicated. Observation inflation correlated positively with Yield but not with Shift. This pattern of results can be explained by the fact these two indicators are different aspects of interrogative suggestibility. Shift is more related to social influence, while Yield is more cognitive in its nature.

Go to article

Authors and Affiliations

Magdalena Kękuś
Regina Dziubańska
Iga Komęza
Iwona Dudek
Klaudia Chylińska
Malwina Szpitalak
ORCID: ORCID
Romuald Polczyk
Download PDF Download RIS Download Bibtex

Abstract

This paper presents the experimental results of a new proof mass actuator for the implementation of velocity feedback control loops to reduce the flexural vibration of a thin plate structure. Classical proof mass actuators are formed by coil–magnet linear motors. These actuators can generate constant force at frequencies above the fundamental resonance frequency of the spring–magnet system, which can be used to efficiently implement point velocity feedback control loops. However, the dynamics of the spring–magnet system limit the stability and control performance of the loops when the actuators are exposed to shocks. The proof mass actuator investigated in this paper includes an additional flywheel element that improves the stability of the velocity feedback loop both by increasing the feedback gain margin and by reducing the fundamental resonance frequency of the actuator. This paper is focused on the stability and control performance of decentralized velocity feedback control loops.
Go to article

Authors and Affiliations

Aleksander Kras
1
ORCID: ORCID
Paolo Gardonio
2
ORCID: ORCID

  1. Silencions, Bierutowska 57-59, 51-315 Wrocław, Poland
  2. DPIA, Università di Udine, Via delle Scienze 206, 33100, Udine, Italy
Download PDF Download RIS Download Bibtex

Abstract

Operating cranes is challenging because payloads can experience large and dangerous oscillations. Anti-sway control of crane payload can be approached by the active methods, such as feedback control, or passive methods. The feedback control uses the feedback measurement of swing vibration to produce the command sent to a motor. The feedback control shows good effectiveness, but conflict with the actions of the human operator is a challenge of this method. The passive method uses the spring-damper to dissipate energy. The passive method does not cause conflict with the human operator but has limited performance. This paper presents the combination of two methods to overcome the disadvantages of each separate one. The passive method is used to improve the efficiency of the feedback method to avoid conflicts with the human operator. The effectiveness of the combination is simulated in a 2D crane model.
Go to article

Bibliography


[1] D. Kim and Y. Park. Tracking control in x-y plane of an offshore container crane. Journal of Vibration and Control, 23(3):469-483, 2017. doi: 10.1177/1077546315581091.
[2] D.H. Kim and J.W. Lee. Model-based PID control of a crane spreader by four auxiliary cables. Proceedings of the Institution of Mechanical Engineers, Part C: Journal of Mechanical Engineering Science, 220(8):1151-1165, 2006. doi: 10.1243/09544062JMES120.
[3] N. Uchiyama. Robust control of rotary crane by partial-state feedback with integrator. Mechatronics, 19(8):1294-1302, 2009. doi: 10.1016/j.mechatronics.2009.08.007.
[4] J. Smoczek. Fuzzy crane control with sensorless payload deflection feedback for vibration reduction. Mechanical Systems and Signal Processing, 46(1):70–81, 2014. doi: 10.1016/j.ymssp.2013.12.012.
[5] M. Zhang, X. Ma, X. Rong, X. Tian, and Y. Li. Adaptive tracking control for double-pendulum overhead cranes subject to tracking error limitation, parametric uncertainties and external disturbances. Mechanical Systems and Signal Processing, 76-77:15–32, 2016. doi: 10.1016/j.ymssp.2016.02.013.
[6] L.D. Viet and K.T. Nguyen. Combination of input shaping and radial spring-damper to reduce tridirectional vibration of crane payload. Mechanical Systems and Signal Processing, 116:310-321, 2019. doi: 0.1016/j.ymssp.2018.06.056.
[7] L.D. Viet and Y. Park. A cable-passive damper system for sway and skew motion control of a crane spreader. Shock and Vibration, 2015:507549, 2015. doi: 10.1155/2015/507549.
[8] L.D. Viet. Crane sway reduction using Coriolis force produced by radial spring and damper. Journal of Mechanical Science and Technology, 29(3):973-979, 2015. doi: 10.1007/s12206-015-0211-1.
[9] J. Vaughan, E. Maleki, and W. Singhose. Advantages of using command shaping over feedback for crane control. Proceedings of the 2010 American Control Conference, pages 2308-2313, 2010. doi: 10.1109/ACC.2010.5530548.
[10] J. Vaughan, A. Yano, and W. Singhose. Comparison of robust input shapers. Journal of Sound and Vibration, 315(4-5):797–815, 2008. doi: 10.1016/j.jsv.2008.02.032.
[11] W. Singhose. Command shaping for flexible systems: A review of the first 50 years. International Journal of Precision Engineering and Manufacturing, 10(4):153-168, 2009. doi: 10.1007/s12541-009-0084-2.
[12] J. Lawrence and W. Singhose. Command shaping slewing motions for tower cranes. Journal of Vibration and Acoustics, 132(1):011002, 2010. doi: 10.1115/1.3025845.
[13] D. Blackburn, W. Singhose, J. Kitchen, V. Patrangenaru, J. Lawrence, K. Tatsuaki, and A. Taura. Command shaping for nonlinear crane dynamics. Journal of Vibration and Control, 16(4):477-501, 2010. doi: 10.1177/1077546309106142.
[14] J. Huang, E. Maleki, and W. Singhose. Dynamics and swing control of mobile boom cranes subject to wind disturbances, IET Control Theory and Applications, 7(9):1187–1195, 2013. doi: 10.1049/iet-cta.2012.0957.
[15] R. Schmidt, N. Barry, and J. Vaughan. Tracking of a target payload via a combination of input shaping and feedback control. IFAC-PapersOnLine, 48(12):141-146, 2015. doi: 10.1016/j.ifacol.2015.09.367.
[16] N.D. Anh, H. Matsuhisa, L.D. Viet, and M. Yasuda. Vibration control of an inverted pendulum type structure by passive mass-spring-pendulum dynamic vibration absorber. Journal of Sound and Vibration, 307(1-2):187-201, 2007. doi: 10.1016/j.jsv.2007.06.060.
[17] Function Bay Inc., http://www.functionbay.co.kr/, last checked 27 May 2020.
Go to article

Authors and Affiliations

Trong Kien Nguyen
1

  1. Faculty of Civil Engineering, Vinh University, Vinh City, Nghe An, Vietnam
Download PDF Download RIS Download Bibtex

Abstract

The global stability of discrete-time nonlinear systems with descriptor positive linear parts and positive scalar feedbacks is addressed. Sufficient conditions for the global stability of standard and fractional nonlinear systems are established. The effectiveness of these conditions is illustrated on numerical examples.

Go to article

Authors and Affiliations

Tadeusz Kaczorek
ORCID: ORCID
Andrzej Ruszewski
ORCID: ORCID
Download PDF Download RIS Download Bibtex

Abstract

It is shown that in uncontrollable linear system = Ax + Bu it is possible to assign arbitrarily the eigenvalues of the closed-loop system with state feedbacks u = Kx, K ∈ ℜnm if rank [A B] = n. The design procedure consists in two steps. In the step 1 a nonsingular matrix  M ∈ ℜnm is chosen so that the pair (MA,MB) is controllable. In step 2 the feedback matrix K is chosen so that the closed-loop matrix Ac = A  − BK has the desired eigenvalues. The procedure is illustrated by simple example.

Go to article

Authors and Affiliations

Tadeusz Kaczorek
1
ORCID: ORCID

  1. Białystok University of Technology, ul. Wiejska 45A, 15-351 Białystok, Poland
Download PDF Download RIS Download Bibtex

Abstract

The eigenvalues assignment problems for descriptor linear systems with state and its derivative feedbacks are considered herein. Necessary and sufficient conditions for the existence of solutions to the problems are established. The Euler and Tustin approximations of the continuous-time systems are analyzed. Procedures for computation of the feedbacks are given and illustrated by numerical examples.
Go to article

Authors and Affiliations

Tadeusz Kaczorek
1
ORCID: ORCID

  1. Bialystok University of Technology, Faculty of Electrical Engineering, Wiejska 45D, 15-351 Bialystok, Poland
Download PDF Download RIS Download Bibtex

Abstract

Despite the large number of studies conducted on teachers’ oral corrective feedback, the findings of these studies have been mainly limited to cognitive orientations rooted in experimental designs and the verbal discourse of the teacher as the main object of inquiry. Considering teachers’ affective concerns regarding their corrective feedback and the shift from negative psychology to positive psychology in the field of second/foreign language teaching as well as the entirety of the teacher’s corrective repertoire, in this case study, we aimed to explore the enjoyment building capacity of a teacher’s multimodal corrective feedback in a university general English course. We video-recorded the teacher’s multimodal corrective feedback including verbal and nonverbal semiotic resources like gesture, gaze, and posture while observing the learners’ emotional experiences for eight sessions. We also conducted stimulated recall interviews with some learners and collected their written journals about the experiences of enjoyment with regard to the teacher’s multimodal corrective feedback scenarios. The teacher’s multimodal corrective feedback was analyzed through systemic functional multimodal discourse analysis (SF-MDA) and the content of the interview transcripts as well as the written journals were qualitatively analyzed. The findings indicated that the teacher’s inherent multimodality in his corrective feedback broadened the main dimensions of enjoyment by raising the learners’ attention to their errors, heightening their focus on the correct form, and increasing the salience of his corrective feedback. Further arguments regarding the findings are discussed.

Go to article

Authors and Affiliations

Mokarrameh Bayat
Majid Elahi Shirvan
ORCID: ORCID
Elyas Barabadi
Download PDF Download RIS Download Bibtex

Abstract

One of the most critical problems in all practical systems is the presence of uncertainties, internal and external disturbances, as well as disturbing noise, which makes the control of the system a challenging task. Another challenge with the physical systems is the possibility of cyber-attacks that the system’s cyber security against them is a critical issue. The systems related to oil and gas industries may also be subjected to cyber-attacks. The subsets of these industries can be mentioned to the oil and gas transmission industry, where ships have a critical role. This paper uses the Quantitative Feedback Theory (QFT) method to design a robust controller for the ship course system, aiming towards desired trajectory tracking. The proposed controller is robust against all uncertainties, internal and external disturbances, noise, and various possible Deception, Stealth, and Denial-of-Service (DOS) attacks. The robust controller for the ship system is designed using the QFT method and the QFTCT toolbox in MATLAB software. Numerical simulations are performed in MATLAB/Simulink for two case studies with disturbances and attacks involving intermittent sinusoidal and random behavior to demonstrate the proposed controller.
Go to article

Authors and Affiliations

Ali Soltani Sharif Abadi
1
Pooyan Alinaghi Hosseinabadi
2
Andrew Ordys
1
Michael Grimble
3

  1. Institute of Automatic Control and Robotics, Faculty of Mechatronics, Warsaw University of Technology, Warsaw, Poland
  2. School of Engineering and Information Technology, The University of New South Wales, Canberra, ACT, Australia
  3. Department of Electronic and Electrical Engineering, University of Strathclyde Glasgow, United Kingdom
Download PDF Download RIS Download Bibtex

Abstract

In this paper, the issue related to control of the plant with nonconstant parameters is addressed. In order to assure the unchanged response of the system, an adaptive state feedback speed controller for permanent magnet synchronous motor is proposed. The model-reference adaptive system is applied while the Widrow-Hoff rule is used as adjustment mechanism of controller’s coefficients. Necessary modifications related to construction of the cost function and formulas responsible for adjustment of state feedback speed controller’s coefficients are depicted. The impact of adaptation gain, which is the only parameter in proposed adjustment mechanism, on system behaviour is experimentally examined. The discussion about computational resources consumption of the proposed adaptation algorithm and implementation issues is included. The proposed approach is utilized in numerous experimental tests on modern SiC based drive with nonconstant moment of inertia. Comparison between adaptive and nonadaptive control schemes is also shown.

Go to article

Authors and Affiliations

R. Szczepanski
T. Tarczewski
L.M. Grzesiak
Download PDF Download RIS Download Bibtex

Abstract

Poles and zeros assignment problem by state feedbacks in positive continuous-time and discrete-time systems is analyzed. It is shown that in multi-input multi-output positive linear systems by state feedbacks the poles and zeros of the transfer matrices can be assigned in the desired positions. In the positive continuous-time linear systems the feedback gain matrix can be chosen as a monomial matrix so that the poles and zeros of the transfer matrices have the desired values if the input matrix B is monomial. In the positive discrete-time linear systems to solve the problem the matrix B can be chosen monomial if and only if in every row and every column of the n x n system matrix A the sum of n-1 its entries is less than one. Key words: assignment, pole, zero, transfer matrix, linear, positive, system, state feedback
Go to article

Bibliography

[1] E. Antsaklis and A. Michel: Linear Systems. Birkhauser, Boston, 2006.
[2] L. Farina and S. Rinaldi: Positive Linear Systems: Theory and Applications. J. Wiley & Sons, New York, 2000.
[3] T. Kaczorek: Linear Control Systems, vol. 2. Research Studies Press LTD., J. Wiley, New York, 1992.
[4] T. Kaczorek: Positive 1D and 2D Systems. London, UK, Springer-Verlag, 2002.
[5] T. Kaczorek: Selected Problems of Fractional Systems Theory. Berlin, Germany, Springer-Verlag, 2011.
[6] T. Kaczorek and K. Rogowski: Fractional Linear Systems and Electrical Circuits, Studies in Systems, Decision and Control, Vol. 13. Springer, 2015.
[7] T. Kailath: Linear systems. Prentice Hall, Englewood Cliffs, New York, 1980.
[8] R.E. Kalman: Mathematical description of linear systems. J. SIAM Control, 1(2), (1963), 152–192, DOI: 10.1137/0301010.
[9] R.E. Kalman: On the general theory of control systems. Proc. First International Congress on Automatic Control, London, UK, Butterworth, (1960), 481–493,
[10] J. Klamka: Controllability of Dynamical Systems. Kluwer, Acadenic Publ., Dordrecht 1991.
[11] H. Rosenbrock: State-Space and Multivariable Theory. New York, USA, J. Wiley, 1970.
[12] S.M. Zak: Systems and Control. New York, Oxford University Press, 2003.
Go to article

Authors and Affiliations

Tadeusz Kaczorek
1
ORCID: ORCID

  1. Białystok University of Technology, Faculty of Electrical Engineering, Wiejska 45D, 15-351 Białystok, Poland
Download PDF Download RIS Download Bibtex

Abstract

Affine discrete-time control periodic systems are considered. The problem of global asymptotic stabilization of the zero equilibrium of the closed-loop system by state feedback is studied. It is assumed that the free dynamic system has the Lyapunov stable zero equilibrium. The method for constructing a damping control is extended from time-invariant systems to time varying periodic affine discrete-time systems. By using this approach, sufficient conditions for uniform global asymptotic stabilization for those systems are obtained. Examples of using the obtained results are presented.
Go to article

Authors and Affiliations

Adam Czornik
1
Evgenii Makarov
2
Michał Niezabitowski
3
Svetlana Popova
4
Vasilii Zaitsev
4

  1. Faculty of Automatic Control, Electronics and Computer Science, Silesian University of Technology, 44-100 Gliwice, Poland
  2. Institute of Mathematics, National Academy of Sciencesof Belarus, 220072 Minsk, Belarus
  3. Faculty of Automatic Control, Electronics and Computer Science,Silesian University of Technology, 44-100 Gliwice, Poland
  4. Udmurt State University, 426034 Izhevsk, Russia
Download PDF Download RIS Download Bibtex

Abstract

Chemical processes use to be non-minimum phase systems. Thereby, they are a challenge for control applications. In this paper, fuzzy state feedback is applied in the Van de Vusse reaction that has an inverse response. The control design has an integrator to enhance the control performance by eliminating the steady-state error when a step reference is applied. An anti-windup action is used to reduce the undershoot in the system response. In practice, it is not possible to have always access to all the state variables. Thus, a fuzzy state observer is implemented via LMIs. Frequently, the papers that show similar applications present some comments about disturbance rejection. To eliminate the steady-state error when a ramp reference is used, in this work, a second integrator is aggregated. Now, the anti-windup also reduces the overshoot generated due to the usage of two integrators in the final application.
Go to article

Authors and Affiliations

C.A. Márquez-Vera
1
M.A. Màrquez-Vera
2
Z. Yakoub
3
A. Ma’arif
4
A.J. Castro-Montoya
5
N.R. Cázarez-Castro
6

  1. Universidad Veracruzana, Prolongación Venustiano Carranza S/N, Col. Revolución, Poza Rica 93390, Veracruz, Mexico
  2. Polytechnic Universityof Pachuca, C. Pachuca-Cd. Sahagún Km 20, Ex-Hacienda de Santa Bárbara, Zempoala 43830, Hgo., Mexico
  3. University of Gabès, National Engineering Schoo lof Gabès, Rue Omar Ibn El Khattab, Zrig Eddakhlania, Gabès 6029, Tunisia
  4. Universitas Ahmad Dahlan, Jl. Kapas No. 9, Semaki, Kec. Umbulharjo, Yogyakarta 55166, Indonesia
  5. Universidad Michoacana de San Nicolás de Hidalgo, Edif. M, Ciudad Universitaria, Morelia 58030, Michoacán, Mexico
  6. Instituto Tecnológico de Tijuana, Calz. Tecnológico S/N, Fracc. Tomás Aquino, Tijuana 22414, BC, Mexico
Download PDF Download RIS Download Bibtex

Abstract

In this paper we deal with the problem of uniform exponential stabilization for a class of distributed bilinear parabolic systems with time delay in a Hilbert space by means of a bounded feedback control. The uniform exponential stabilization problem of such a system reduces to stabilizing only its projection on a suitable finite dimensional subspace. Furthermore, the stabilizing feedback control depends only on the state projection on the finite dimensional subspace. An explicit decay rate estimate of the stabilized state is given provided that a nonstandard weaker observability condition is satisfied. Illustrative examples for partial functional differential equations are displayed.
Go to article

Authors and Affiliations

Azzeddine Tsouli
1
Mostafa Ouarit
2

  1. Laboratory of Mathematics and Applications, ENSAM, Hassan II University of Casablanca, Morocco
  2. Laboratory of Fundamental and Applied Mathematics LAMFA, Faculty of Sciences Ain Chock, Hassan II University of Casablanca, Morocco
Download PDF Download RIS Download Bibtex

Abstract

This article is a presentation of the analysis of new class of logarithmic analog-to-digital converter (LADC) with accumulation of charge and impulse feedback. Development of mathematical models of errors, quantitative assessment of these errors taking into account modern components and assessing the accuracy of logarithmic analog-to-digital converter (LADC) with accumulation of charge and impulse feedback were presented. (Logarithmic ADC with accumulation of charge and impulse feedback – analysis and modeling).
Go to article

Bibliography

[1] S. Purighalla, B. Maundy, “84-dB Range Logarithmic Digital-to-Analog Converter in CMOS 0.18-μm Technology,” IEEE Transactions on Circuits and Systems II: Express Briefs, 58 (2011), no.5, pp. 279-283
[2] J. Lee, J. Kang, S. Park, J. Seo, J. Anders, J. Guilherme, M. P. Flynn, “A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC,” IEEE Journal Of Solid-State Circuits, 44 (2009), no.10, pp. 2755-2765
[3] B. Maundy, D. Westwick, S. Gift, “On a class of pseudo-logarithmic amplifiers suitable for use with digitally switched resistors,” Int. J. of Circuit Theory and Applications, vol. 36 (2008), no.1, pp. 81–108
[4] B. Maundy, D. Westwick, S. Gift, (2007) “A useful pseudo-logarithmic circuit,” Microelectronics International, Vol. 24 Iss: 2, pp.35 - 45
[5] M. Alirieza, L. Jing and J. Dileepan, “Digital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture,” Sensors, 13(8), pp. 10765-10782, August 2013
[6] J. Guilherme, J. Vital, Jose Franca, “A True Logarithmic Analog-to-Digital Pipeline Convener with 1.5bitistage and Digital Correction,” Proc. IEEE International Conference on Electronics Circuits and Systems, pp. 393-396, Malta 2001
[7] G. Bucci, M. Faccio, C. Landi, “The performance test of a piece-linear A/D converter,” IEEE Instrumentation and Measurement Technology Conference, St. Paul USA May 1998, pp.1223.1228
[8] J. Guilherme, J. Vital, J. Franca, “A CMOS Logarithmic Pipeline A/D Converter with a Dynamic Range of 80 dB,” IEEE Electronics, Circuits and Systems, 2002. 9th International Conference on, (2002), no.3/02, pp. 193-196
[9] J. Sit and R. Sarpeshkar, “A Micropower Logarithmic A/D With Offset and Temperature Compensation,” IEEE J. Solid-State Circuits, 39 (2004), nr. 2, pp. 308-319
[10] J. Mahattanakul, “Logarithmic data converter suitable for hearing aid applications,” Electronic Letters, 41 (2005), no.7, pp. 31-32
[11] S. Sirimasakul, A. Thanachayanont, W. Jeamsaksiri, “Low-Power Current-Mode Logarithmic Pipeline Analog-to-Digital Converter for ISFET based pH Sensor,” IEEE ISCIT, 2009, no.6/09, pp. 1340-1343
[12] M. Santosa, N. Hortaa, J. Guilherme, “A survey on nonlinear analog-to-digital converters,” Integration, the VLSI Journal, Volume 47, Issue 1, pp. 12–22, January 2014
[13] Z.R. Mychuda, “Logarithmic Analog-To-Digital Converters – ADC of the Future,” Prostir, Lviv, Ukraine 2002, pp. 242
[14] A. Szcześniak, Z Myczuda, “A method of charge accumulation in the logarithmic analog-to-digital converter with a successive approximation,” Electrical Review, 86 (2010), no.10, pp. 336-340
[15] A. Szcześniak, U. Antoniw, Ł. Myczuda, Z. Myczuda, „Logarytmiczne przetworniki analogowo-cyfrowe z nagromadzeniem ładunku i impulsowym sprzężeniem zwrotnym,” Electrical Review, R. 89 no. 8/2013, pp. 277 – 281
[16] A. Szcześniak, Z. Myczuda, „Analiza prądów upływu logarytmicznego przetwornika analogowo-cyfrowego z sukcesywną aproksymacją,” Electrical Review, 88 (2012), no. 5а, pp. 247-250
[17] J.H. Moon, D. Y. Kim, M. K. Song, Patent No. KR20110064514A, “Logarithmic Single-Slope Analog Digital Convertor, Image Sensor Device And Thermometer Using The Same, And Method For Logarithmic Single-Slope Analog Digital Converting,”
[18] J. Gorisse, F. A. Cathelin, A. Kaiser, E. Kerherve Patent No. EP2360838A1, “Method for logarithmic analog-to-digital conversion of an analog input signal and corresponding apparatus,”
[19] R. Offen Patent No. DE102008007207A1 “Logarithmierender Analog-Digital Wandler,”
[20] H. Suzunaga Patent No. US20080054163A1, “Logarithmic-compression analog-digital conversion circuit and semiconductor photosensor device,”
Go to article

Authors and Affiliations

Zynoviy Mychuda
1
Lesya Mychuda
1
Uliana Antoniv
1
Adam Szcześniak
2

  1. Lviv Polytechnic National University, Department of the Computer-Assisted Systems of Automation, Ukraine
  2. University of Technology in Kielce, Department of Mechatronics and Machine Building, Poland
Download PDF Download RIS Download Bibtex

Abstract

This article is a presentation of the analysis of new class of logarithmic analog-to-digital converter (LADC) with accumulation of charge and impulse feedback. LADC construction, principle of operation and dynamic properties were presented. They can also be part of more complex converters and systems based on LADC. LADC of this class is perspective for implementation in the form of integrated circuit, as the number of switched capacitors needed to conversion is minimized to one capacitor. (Logarithmic ADC with accumulation of charge and impulse feedback – construction, principle of operation and dynamic properties)
Go to article

Bibliography

[1] S. Purighalla, B. Maundy, “84-dB Range Logarithmic Digital-to-Analog Converter in CMOS 0.18-μm Technology”, IEEE Transactions on Circuits and Systems II: Express Briefs, 58 (2011), no.5, pp. 279-283
[2] J. Lee, J. Kang, S. Park, J. Seo, J. Anders, J. Guilherme, M. P. Flynn, “A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC,” IEEE Journal Of Solid-State Circuits, 44 (2009), no.10, pp. 2755-2765
[3] B. Maundy, D. Westwick, S. Gift, “On a class of pseudo-logarithmic amplifiers suitable for use with digitally switched resistors,” Int. J. of Circuit Theory and Applications, vol. 36 (2008), no.1, pp. 81–108
[4] B. Maundy, D. Westwick, S. Gift, (2007) “A useful pseudo-logarithmic circuit,” Microelectronics International, Vol. 24 Iss: 2, pp.35 - 45
[5] M. Alirieza, L. Jing and J. Dileepan, “Digital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture,” Sensors, 13(8), pp. 10765- 10782, August 2013
[6] J. Guilherme, J. Vital, Jose Franca, “A True Logarithmic Analog-to- Digital Pipeline Convener with 1.5bitistage and Digital Correction,” Proc. IEEE International Conference on Electronics Circuits and Systems, pp. 393-396, Malta 2001
[7] G. Bucci, M. Faccio, C. Landi, “The performance test of a piece-linear A/D converter,” IEEE Instrumentation and Measurement Technology Conference, St. Paul USA May 1998, pp.1223.1228
[8] J. Guilherme, J. Vital, J. Franca, “A CMOS Logarithmic Pipeline A/D Converter with a Dynamic Range of 80 dB,” IEEE Electronics, Circuits and Systems, 2002. 9th International Conference on, (2002), no.3/02, pp. 193-196
[9] J. Sit and R. Sarpeshkar, “A Micropower Logarithmic A/D With Offset and Temperature Compensation,” IEEE J. Solid-State Circuits, 39 (2004), nr. 2, pp. 308-319
[10] J. Mahattanakul, “Logarithmic data converter suitable for hearing aid applications,” Electronic Letters, 41 (2005), no.7, pp. 31-32
[11] S. Sirimasakul, A. Thanachayanont, W. Jeamsaksiri, “Low-Power Current-Mode Logarithmic Pipeline Analog-to-Digital Converter for ISFET based pH Sensor,” IEEE ISCIT, 2009, no.6/09, pp. 1340-1343
[12] M. Santosa, N. Hortaa, J. Guilherme, “A survey on nonlinear analog-todigital converters,” Integration, the VLSI Journal, Volume 47, Issue 1, pp. 12–22, January 2014
[13] Z.R. Mychuda, “Logarithmic Analog-To-Digital Converters – ADC of the Future,” Prostir, Lviv, Ukraine 2002, pp. 242
[14] A. Szcześniak, Z Myczuda, “A method of charge accumulation in the logarithmic analog-to-digital converter with a successive approximation,” Electrical Review, 86 (2010), no.10, pp. 336-340
[15] A. Szcześniak, U. Antoniw, Ł. Myczuda, Z. Myczuda, „Logarytmiczne przetworniki analogowo-cyfrowe z nagromadzeniem ładunku i impulsowym sprzężeniem zwrotnym,” Electrical Review, R. 89 no. 8/2013, pp. 277 – 281
[16] A. Szcześniak, Z. Myczuda, „Analiza prądów upływu logarytmicznego przetwornika analogowo-cyfrowego z sukcesywną aproksymacją,” Electrical Review, 88 (2012), no. 5а, pp. 247-250
[17] J.H. Moon, D. Y. Kim, M. K. Song, Patent No. KR20110064514A, “Logarithmic Single-Slope Analog Digital Convertor, Image Sensor Device And Thermometer Using The Same, And Method For Logarithmic Single-Slope Analog Digital Converting,”
[18] J. Gorisse, F. A. Cathelin, A. Kaiser, E. Kerherve Patent No. EP2360838A1, “Method for logarithmic analog-to-digital conversion of an analog input signal and corresponding apparatus,”
[19] R. Offen Patent No. DE102008007207A1 “Logarithmierender Analog- Digital Wandler,”
[20] H. Suzunaga Patent No. US20080054163A1, “Logarithmic-compression analog-digital conversion circuit and semiconductor photosensor device,”
Go to article

Authors and Affiliations

Zynoviy Mychuda
1
Lesya Mychuda
1
Uliana Antoniv
1
Adam Szcześniak
2

  1. Lviv Polytechnic National University, Department of the Computer-Assisted Systems of Automation, Ukraine
  2. University of Technology in Kielce, Department of Mechatronics and Machine Building, Poland
Download PDF Download RIS Download Bibtex

Abstract

An active inerter-based suspension with acceleration feedback control is proposed in this paper, the time delay generated in the controllers and actuators is considered, which constitutes the time-delayed active inerter-based (TDA-IB) suspension. The dynamic equation of the TDA-IB suspension is established and is a neutral type of delay differential equation (NDDE) in which the time delay exists in the highest-order derivative. The stability analysis is conducted by calculating the number of unstable characteristic roots based on the definite integral stability method, the stable and unstable regions are determined. The effect of time delay and feedback gain on the dynamic performance of the TDA-IB suspension under harmonic, random, and shock excitations is studied in detail and compared with the parallel-connected inerter-based (PC-IB) and traditional suspensions. The results show that the TDA-IB suspension is asymptotically stable for smaller feedback gain and time delay, through increasing the feedback gain, the stable regions shrink, and a smaller time delay could cause the system to become unstable. Furthermore, the time delay could regulate the resonance peak around the unsprung mass natural frequency and generate multiple high-frequency resonance peaks. If the time delay is chosen appropriately and falls into the stable range, the TDA-IB suspension could improve the dynamic performance for the suspension stroke and dynamic tire load while having a deterioration for the vehicle body acceleration compared with the PC-IB and traditional suspensions.
Go to article

Authors and Affiliations

Yong Wang
1 2 3
ORCID: ORCID
Xian-Yu Jin
1
Yun-Shun Zhang
1
Hu Ding
4
Li-Qun Chen
4

  1. Automotive Engineering Research Institute, Jiangsu University, Zhenjiang 212013, China
  2. Vehicle Measurement, Control and Safety Key Laboratory of Sichuan Province, Xihua University, Chengdu 610039, China
  3. Provincial Engineering Research Center for New Energy Vehicle Intelligent Control and Simulation Test Technology of Sichuan, Xihua University, Chengdu 610039, China
  4. School of Mechanics and Engineering Science, Shanghai University, Shanghai 200444, China
Download PDF Download RIS Download Bibtex

Abstract

Underwater wireless optical communication is the best alternative for many applications especially for high bandwidth data communication between underwater objects and vehicles. The implementation of coding scheme along with advanced modulation technique and equalisation methods is identified as a key research scope for enhancing the performance of the system. In this paper, the coded generalised frequency division multiplexing (GFDM) technology is employed to provide high-data rates and less out-of-band emission. The Bose-Chaudhuri-Hocquenghem (BCH) and Reed-Solomon (RS) coding schemes along with equalisation techniques namely normalised least mean square (NLMS)-based decision feedback equalisers (DFE), minimum mean square error (MMSE) and zero forcing (ZF) are utilized to reduce inter symbol interference (ISI). The bit error rate (BER) performance is evaluated in the presence of pointing error (PE) and turbulence using Monte Carlo channel modelling simulations. The results showed that RS coding with NLMS-DFE outperforms other techniques and achieves a BER of roughly 10−5 with a signal-to-noise ratio levels below 20 dB. The simulation results demonstrate that RS code with 15 total symbols per code word and 3 data symbols, i.e., RS (15, 3) and BCH code with 31 total symbols in a code word and 6 data symbols, i.e., BCH (31, 6) provided the best error performance among other coding schemes employed. It is inferred that RS (15, 3) coded 2 × 2 multiple input multiple output systems with NLMS-DFE achieved a BER value of 1.1925 ×  10−5 at 11 dB which is 16 dB less than uncoded system. Thus, the coded GFDM improves overall BER performance and has the potential to provide higher reliability for internet of underwater things (IoUT) applications.
Go to article

Authors and Affiliations

R. Hema
1
Ananthi A.
Diana D. C.
1

  1. Department of Electronics and Communication Engineering, Easwari Engineering College, 162 Bharathi Salai, Ramapuram, Chennai, Tamil Nadu 600089, India
Download PDF Download RIS Download Bibtex

Abstract

The exponential decay of transient values in discrete-time nonlinear standard and fractional orders systems with linear positive linear part and positive feedbacks is investigated. Sufficient conditions for the exponential decay of transient values in this class of positive nonlinear systems are established. A procedure for computation of gains characterizing the class of nonlinear elements are given and illustrated on simple example.
Go to article

Authors and Affiliations

Tadeusz Kaczorek
1
ORCID: ORCID
Andrzej Ruszewski
1
ORCID: ORCID

  1. Bialystok University of Technology, Faculty of Electrical Engineering, Wiejska 45D,15-351 Białystok, Poland
Download PDF Download RIS Download Bibtex

Abstract

This paper focuses on the global practical Mittag-Leffler feedback stabilization problem for a class of uncertain fractional-order systems. This class of systems is a larger class of nonlinearities than the Lipschitz ones. Based on the quasi-one-sided Lipschitz condition, firstly, we provide sufficient conditions for the practical observer design. Then, we exhibit that practical Mittag-Leffler stability of the closed loop system with a linear, state feedback is attained. Finally, a separation principle is established and we prove that the closed loop system is practical Mittag-Leffler stable.
Go to article

Authors and Affiliations

Imed Basdouri
1
ORCID: ORCID
Souad Kasmi
2
Jean Lerbet
3

  1. Gafsa University, Faculty of Sciences of Gafsa, Department of Mathematics, Zarroug Gafsa 2112 Tunisia
  2. Sfax University, Faculty of Sciences of Sfax, Department of Mathematics, BP 1171 Sfax 3000 Tunisia
  3. Laboratoire de Mathématiques et de Modélisation d’Evry, Univ d’Evry, Université Paris Saclay, France
Download PDF Download RIS Download Bibtex

Abstract

A novice advanced architecture of 8-bit analog to digital converter is introduced and analyzed in this paper. The structure of proposed ADC is based on the sub-ranging ADC architecture in which a 4-bit resolution flash-ADC is utilized. The proposed ADC architecture is designed by employing a comparator which is equipped with common mode current feedback and gain boosting technique (CMFD-GB) and a residue amplifier. The proposed 8 bits ADC structure can achieve the speed of 140 megasamples per second. The proposed ADC architecture is designed at a resolution of 8 bits at 10 MHz sampling frequency. DNL and INL values of the proposed design are -0.94/1.22 and -1.19/1.19 respectively. The ADC design dissipates a power of 1.24 mW with the conversion speed of 0.98 ns. The magnitude of SFDR and SNR from the simulations at Nyquist input is 39.77 and 35.62 decibel respectively. Simulations are performed on a SPICE based tool in 90 nm CMOS technology. The comparison shows better performance for this proposed ADC design in comparison to other ADC architectures regarding speed, resolution and power consumption.
Go to article

Bibliography

[1] Y. Zhou, B. Xu and Y. Chiu, “A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC,” IEEE Journal of Solid-State Circuits 54, 8, 2207-2218, (2019). https://doi.org/10.1109/JSSC.2019.2915583.
[2] D. Oh, J. Kim, D. Jo, W. Kim, D. Chang and S. Ryu, “A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8 x Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration,” IEEE Journal of Solid-State Circuits 54, 1, 288- 297,(2019). https://doi.org/10.1109/JSSC.2018.2870554.
[3] A. Wu, J. Wu, and J. Huang, “Energy-efficient switching scheme for ultra-low voltage SAR ADC.”, Analog Integr Circ Sig Process 90, 507–511, (2017). https://doi.org/10.1007/s10470-016-0892-0
[4] M. Guo, J. Mao, S. Sin, H. Wei and R. P. Martins, “A 1.6- GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration,”IEEE Journal of Solid-State Circuits 55, 3,693-705, (2020). https://doi.org/10.1109/JSSC.2019.2945298.
[5] M. Davidovic, G. Zach, H. Zimmermann, “An 11-bit successive approximation analog-to-digital converter based on a combined capacitor-resistor network.”, Elektrotech. Inftech. 127, 98–102, (2010). https://doi.org/10.1007/s00502-010-0704-7
[6] D. Chang, W. Kim, M. Seo, H. Hong, and S. Ryu, “Normalized- Full-Scale-Referencing Digital-Domain Linearity Calibration for SAR ADC.”, IEEE Transactions on Circuits and Systems I: Regular Papers. 64, 2, 322-332 (2017). https://doi.org/10.1109/TCSI.2016.2612692
[7] M. Shim et al.,“Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC”, IEEE Journal of Solid-State Circuits 52, 4, 1077-1090, (2017). https://doi.org/10.1109/JSSC.2016.2631299
[8] D. Zhang and A. Alvandpour, “A 12.5-ENOB 10-kS/s Redundant SAR ADC in 65-nm CMOS”, IEEE Transactions on Circuits and Systems II: Express Briefs 63, 3, 244-248, (2016). https://doi.org/10.1109/TCSII.2015.2482618.
[9] S.A. Zahrai, M. Onabajo, “ Review of Analog-To-Digital Conversion Characteristics and Design Considerations for the Creation of Power- Efficient Hybrid Data Converters.”, J. Low Power Electron. Appl. 8, 12, (2018). https://doi.org/10.3390/jlpea8020012
[10] S.Taheri, J. Lin, J. S. Yuan,“Security Interrogation and Defense for SAR Analog to Digital Converter.”, Electronics 6, 48, (2017). https://doi.org/10.3390/electronics6020048
[11] J. Kim, B. Sung, W. Kim and S. Ryu, “A 6-b 4.1-GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS”, IEEE Journal of Solid-State Circuits 48, 6, 1429-1441, (2013). https://doi.org/10.1109/JSSC.2013.2252516
[12] S. Danesh, J. Hurwitz, K. Findlater, D. Renshaw and R. Henderson, “A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design”, IEEE Journal of Solid-State Circuits 48, 3, 733-748, (2013). https://doi.org/10.1109/JSSC.2013.2237672
[13] L. Wang, M. LaCroix and A. C. Carusone, “A 4-GS/s Single Channel Reconfigurable Folding Flash ADC for Wireline Applications in 16-nm FinFET.”, IEEE Transactions on Circuits and Systems II: Express Briefs 64, 12, 1367-1371, (2017). https://doi.org/10.1109/TCSII.2017.2726063
[14] F. M´arquez, et al., “A novel autozeroing technique for flash Analog-to-Digital converters.”, Integration 47, 1, 23-29, (2014). https://doi.org/10.1016/j.vlsi.2013.06.002
[15] Masumeh Damghanian, Seyed Javad Azhari, “A low-power 6-bit MOS CML flash ADC with a novel multi-segment encoder for UWB applications.”, Integration 57, 158-168, (2017). https://doi.org/10.1016/j.vlsi.2017.01.006
[16] Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan and J. J. Liou, “A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage,” IEEE Access 7, 93396- 93403,(2019). https://doi.org/10.1109/ACCESS.2019.2927514.
[17] A. Khatak, M. Kumar, S. Dhull, “An Improved CMOS Design of Op-Amp Comparator with Gain Boosting Technique for Data Converter Circuits.”, J. Low Power Electron. Appl. 8, 33, (2018). https://doi.org/10.3390/jlpea8040033.
[18] B. Hershberg et al., “3.6 A 6-to-600MS/s Fully Dynamic Ringamp Pipelined ADC with Asynchronous Event-Driven Clocking in 16nm,” 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA 68-70, (2019). https://doi.org/10.1109/ISSCC.2019.8662319.
[19] U. Chio et al., “Design and Experimental Verification of a Power Effective Flash-SAR Sub ranging ADC.”, IEEE Transactions on Circuits and Systems II: Express Briefs 57, 8, 607-611, (2010). https://doi.org/10.1109/TCSII.2010.2050937
[20] Young-Deuk Jeon et al., “A dual-channel pipelined ADC with sub-ADC based on flash-SAR architecture.”, Circuits and Systems II: Express Briefs 59, 741-745. (2012). https://doi.org/10.1109/TCSII.2012.2222837
[21] Y. Lin et al.,“ A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS.”, IEEE Transactions on Circuits and Systems I: Regular Papers 60, 3, 570-581, (2013). https://doi.org/10.1109/TCSI.2012.2215756
[22] J.I. Lee, J. Song, “Flash ADC architecture using multiplexers to reduce a preamplifier and comparator count.”, 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013) 1-4, (2013). https://doi.org/10.1109/TENCON.2013.6718487
[23] A. Esmailiyan, F. Schembari and R. B. Staszewski, “A 0.36-V 5-MS/s Time-Mode Flash ADC With Dickson-Charge-Pump- Based Comparators in 28-nm CMOS,”IEEE Transactions on Circuits and Systems I: Regular Papers 67, 6, 1789-1802, (2020). https://doi.org/10.1109/TCSI.2020.2969804.
[24] J. Xu, et al., “Low-leakage analog switches for low-speed sample-and-hold circuits”, Microelectronics Journal 76, 22–27, (2018). https://doi.org/10.1016/j.mejo.2018.04.008
[25] M. Nazari, L. Sharifi,A. Aghajani, and O. Hashemipour, “A 12-bit high performance current-steering DAC using a new binary to thermometer decoder.”, 2016 24 Iranian Conference on Electrical Engineering (ICEE), Shiraz 2016 1919-1924, (2016). https://doi.org/10.1109/IranianCEE.2016.7585835
[26] H.S. Bindra et al., “A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise.”, IEEE Journal of Solid-State Circuits 53, 7, 1902-1912, (2018). https://doi.org/10.1109/JSSC.2018.2820147
[27] A. Taghizadeh, Z.D. Koozehkanani, J. Sobhi, “A new high-speed lowpower and low-offset dynamic comparator with a current-mode offset compensation technique.”, AEU - Int. J. Electron. Commun. 81, 163–170, (2018). https://doi.org/10.1016/j.aeue.2017.07.018.
[28] M. Saberi and R. Lotfi,“ Segmented Architecture for Successive Approximation Analog-to-Digital Converters.”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 3, 593-606, (2014). https://doi.org/10.1109/TVLSI.2013.2246592
[29] Y. Haga et al., “Design of a 0.8 Volt fully differential CMOS OTA using the bulk-driven technique.”, 2005 IEEE International Symposium on Circuits and Systems 1, 220-223, (2005). https://doi.org/10.1109/ISCAS.2005.1464564.
[30] J. Lagos, B. P. Hershberg, E. Martens, P. Wambacq and J. Craninckx, “A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone- Degenerated Ring Amplifiers,” IEEE Journal of Solid-State Circuits 54, 3, 646-658, (2019). https://doi.org/10.1109/JSSC.2018.2889680.
[31] Y. Lim and M. P. Flynn, “A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC,” IEEE Journal of Solid-State Circuits 50, 12, 2901-2911, (2015). https://doi.org/10.1109/JSSC.2015.2463094
[32] B. Murmann, “The successive approximation register ADC: a versatile building block for ultra-low- power to ultra-high-speed applications.”, IEEE Communications Magazine 54, 4, 78-83, (2016). https://doi.org/10.1109/MCOM.2016.7452270
[33] T. Ogawa et al., “Non-binary SAR ADC with digital error correction for low power applications,” 2010 IEEE Asia Pacific Conference on Circuits and Systems, Kuala Lumpur196-199, (2010). https://doi.org/10.1109/APCCAS.2010.5774747.
[34] M. Hotta et al., “SAR ADC Architecture with Digital Error Correction.”. IEEJ Trans Elec Electron Eng 5, 651-659, (2010). https://doi.org/10.1002/tee.20588
[35] S. Lee, A.P. Chandrakasan and H. Lee, “A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC with Background Timing Skew Calibration.”, IEEE Journal of Solid-State Circuits 49, 12, 2846-2856, (2014). https://doi.org/10.1109/JSSC.2014.2362851
[36] M. Damghanian and S.J. Azhari, “A novel three-section encoder in a low-power 2.3 GS/s flash ADC.”, Microelectronics J 82, 71–80, (2018). https://doi.org/10.1016/j.mejo.2018.10.009
[37] Yi. Shen and Z. Zhu, “Analysis and optimization of the twostage pipelined SAR ADCs.”, Microelectronics Journal 47, 1–5, (2016). https://doi.org/10.1016/j.mejo.2015.10.018.
[38] Rui Ma, Lisha Wang, Dengquan Li, Ruixue Ding, Zhangming Zhu,“A 10-bit 100-MS/s 5.23 mW SAR ADC in 0.18 μm CMOS.”,Microelectronics Journal 78, 63-72, (2018). https://doi.org/10.1016/j.mejo.2018.06.007
[39] X. Xin et al.,“A 0.4-V 10-bit 10-KS/s SAR ADC in 0.18 μm CMOS for low energy wireless senor network chip.”,Microelectronics Journal 83, 104–116, (2019). https://doi.org/10.1016/j.mejo.2018.11.017
[40] W. Guo, S. Liu, and Z. Zhu, “ An asynchronous 12-bit 50MS/s rail-torail Pipeline-SAR ADC in 0.18 μm CMOS.”, Microelectronics Journal 52, 23–30, (2016). https://doi.org/10.1016/j.mejo.2016.03.003
[41] B. Samadpoor Rikan et al.,“A 10-bit 1 MS / s segmented Dual-Sampling SAR ADC with reduced switching energy.”, Microelectronics Journal 70, 89–96, (2017). https://doi.org/10.1016/j.mejo.2017.11.005
Go to article

Authors and Affiliations

Anil Khatak
1
ORCID: ORCID
Manoj Kumar
2
Sanjeev Dhull
3

  1. Faculty of Biomedical Engineering, GJUS&T, Hisar, Haryana, India
  2. Faculty of USICT, Guru Gobind Singh Indraprastha University, New Delhi, India
  3. Faculty of ECE, GJUS&T, Hisar, Haryana, India

This page uses 'cookies'. Learn more