# Tracing temperature characteristics in diode-transistor circuits having multiple DC solutions 

M. TADEUSIEWICZ ${ }^{*}$ and S. HAもGAS

Department of Electrical, Electronic, Computer and Control Engineering, Technical University of Lodz, 18/22 Stefanowskiego St., 90-924 Łódź, Poland


#### Abstract

The paper deals with circuits, composed of bipolar transistors, diodes, resistors and independent voltage sources, having multiple DC solutions. An algorithm for tracing temperature characteristics, expressing the output signal in terms of the chip temperature, is developed. It is based on the efficient method for finding all the DC solutions sketched in this paper. The algorithm gives complete characteristics which are multivalued and usually composed of disconnected branches. On the other hand the characteristics provided by SPICE are fragmentary, lose some branches or exhibit apparent hysteresis.


Key words: bipolar transistors, multiple DC solutions, temperature characteristics.

## 1. Introduction

Many nonlinear dynamic circuits, driven by DC sources, have multiple equilibrium points, which can be reached at different initial states. To determine the equilibrium points we short circuit all the inductors and open circuit all the capacitors, obtaining a resistive circuit. The equilibrium points are the DC solutions (operating points) of this circuit. Finding efficiently all the solutions is a difficult and still open question. In the past two decades numerous results have been derived, mainly based on piecewise-linear approximation, e.g. [1]-[6]. Unfortunately, only a few methods can be applied to circuits described by original nonlinear equations, e.g. [7]-[11]. They are able to analyze rather small-scale circuits.

This paper offers a method for finding all the DC solutions of diode-transistor circuits, without any piecewiselinear approximation. It improves some earlier ideas and employs new procedures. The method has a key role in the proposed algorithm for computing characteristics which express an output signal $y$ (voltage or current) in terms of temperature T, $y=F(T)$. The characteristics of diodetransistor circuits having multiple DC solutions are multivalued and usually composed of disconnected branches. Using the approach developed in this paper the complete characteristics are computed under the assumption that all elements of the chip are at the same temperature, which varies in a prescribed range $\left[T^{-}, T^{+}\right]$. On the other hand the characteristics provided by PSPICE are fragmentary, lose some branches or exhibit apparent hysteresis.

Let us consider a chip containing linear resistors, diodes and bipolar transistors, driven by DC voltage sources. The transistors are represented by the Ebers-Moll model with the parameters depending on temperature $T$. Also small resistors $R_{E}, R_{C}, R_{B}$ are included in the model.

[^0]At any fixed temperature $\mathrm{T} \in\left[\mathrm{T}^{-}, \mathrm{T}^{+}\right]$the circuit can be described by the Sandberg-Willson equation [12]

$$
\begin{equation*}
\Gamma(T) f(v, T)+\boldsymbol{G}(T) \boldsymbol{v}-\boldsymbol{h}(T)=0 \tag{1}
\end{equation*}
$$

where $\boldsymbol{v}=\left[v_{1} \cdots v_{n}\right]^{\mathrm{T}}$ is a vector of $B E$ and $B C$ voltages of the transistors and voltages across the individual diodes;
$f(v, T)=\left[f_{1}\left(v_{1}, T\right) \cdots f_{n}\left(v_{n}, T\right)\right]^{\mathrm{T}}$, where $f_{i}\left(v_{i}, T\right)$, are the currents flowing through all the $B E$ and $B C$ diodes included in the Ebers-Moll model and the individual diodes. The currents are specified by the equations [13]:

$$
\begin{aligned}
& i_{B E}=I_{S E}(T)\left(\mathrm{e}^{\lambda(T) v_{B E}}-1\right), \\
& i_{B C}=I_{S C}(T)\left(\mathrm{e}^{\lambda(T) v_{B C}}-1\right), \\
& i_{D}=I_{S D}(T)\left(\mathrm{e}^{\lambda(T) v_{D}}-1\right),
\end{aligned}
$$

where:

$$
\begin{gathered}
I_{S E}(T)=\frac{1}{\alpha_{F}(T)} I_{0}\left(\frac{T}{T_{0}}\right)^{T_{i}} \exp \left(\frac{q E_{g}\left(T-T_{0}\right)}{k T T_{0}}\right), \\
I_{S C}(T)=\frac{1}{\alpha_{R}(T)} I_{0}\left(\frac{T}{T_{0}}\right)^{T_{i}} \exp \left(\frac{q E_{g}\left(T-T_{0}\right)}{k T T_{0}}\right), \\
I_{S D}(T)=I_{0}\left(\frac{T}{T_{0}}\right)^{\frac{T_{i}}{\eta}} \exp \left(\frac{q E_{g}\left(T-T_{0}\right)}{\eta k T T_{0}}\right), \\
\lambda(T)=\frac{q}{k T} .
\end{gathered}
$$

In the above equations

In the above equations $T_{0}$ is the nominal temperature ( 300 K ), $I_{0}$ is the saturation current at the nominal temperature, $\eta$ is the emission coefficient, $q$ is the electron charge, $E_{g}$ is the energy gap, $T_{i}$ is the saturation current temperature exponent,

$$
\alpha_{F}(T)=\frac{\beta_{F_{0}}\left(\frac{T}{T_{0}}\right)^{T_{\beta}}}{\beta_{F_{0}}\left(\frac{T}{T_{0}}\right)^{T_{\beta}}+1}, \alpha_{R}(T)=\frac{\beta_{R_{0}}\left(\frac{T}{T_{0}}\right)^{T_{\beta}}}{\beta_{R_{0}}\left(\frac{T}{T_{0}}\right)^{T_{\beta}}+1},
$$

where $T_{\beta}$ is the user-supplied model parameter, $\beta_{F_{0}}$ is the ideal maximum forward beta at $T_{0}, \beta_{R_{0}}$ is the ideal maximum reverse beta at $T_{0}$.
$\Gamma(T)$ is a block-diagonal matrix composed of the blocks

$$
\left[\begin{array}{cc}
1 & -\alpha_{R}(T) \\
-\alpha_{F}(T) & 1
\end{array}\right]
$$

corresponding to the transistors and the unit submatrix corresponding to the individual diodes, $\boldsymbol{G}(T)=\left[G_{i j}(T)\right]_{n \times n}$ is the admittance matrix and $\boldsymbol{h}(T)=\left[h_{1}(T) \ldots h_{n}(T)\right]^{\mathrm{T}}$ is the source vector of a linear $n$-port created after extracting from the circuit all the transistors and diodes. The elements of matrix $\boldsymbol{G}(T)$ depend on the linear resistors, whereas the components of vector $\boldsymbol{h}(T)$ depend on the linear resistors and voltage sources. The resistances of the linear resistors inside the chip are temperature varying according to the equation

$$
R(T)=R_{0}\left(1+T_{C_{1}}\left(T-T_{0}\right)+T_{C_{2}}\left(T-T_{0}\right)^{2}\right)
$$

where $R_{o}$ is the resistance at $T_{o}, T_{c_{1}}\left(T_{c_{2}}\right)$ is the first order (second order) temperature coefficient.

Since $\Gamma(T)$ is nonsingular matrix, Eq. (1) can be rearranged as follows

$$
\begin{equation*}
\boldsymbol{f}(\boldsymbol{v}, T)+\boldsymbol{A}(T) \boldsymbol{v}-\boldsymbol{b}(T)=\mathbf{0} \tag{2}
\end{equation*}
$$

where $\boldsymbol{A}(T)=[\boldsymbol{\Gamma}(T)]^{-1} \boldsymbol{G}(T), \boldsymbol{b}(T)=[\boldsymbol{\Gamma}(T)]^{-1} \boldsymbol{h}(T)$.
To trace temperature characteristic $y=F(T)$ for $T \in\left[T^{-}, T^{+}\right]$, where $y$ is an output signal (a voltage or current), we write equation expressing the output signal in terms of voltages $v_{1}, \ldots, v_{n}$ and the voltage sources acting in the circuit

$$
\begin{equation*}
y=\sum_{j=1}^{n} h_{j} v_{j}+h_{0} \tag{3}
\end{equation*}
$$

and apply the algorithm sketched in Section 2. Since we analyze circuits having multiple DC solutions, the
temperature characteristics are multivalued and usually composed of disconnected branches.

## 2. Tracing temperature characteristics

A crucial point of the algorithm for tracing temperature characteristics proposed in this section is based on a method for finding all the DC solutions at a fixed temperature. The method is used for computing all the solutions at $T=T^{-}$ They enable us to find the initial points of the characteristic branches using (3). Next we compute the subsequent points of each of the branches increasing the temperature by a small increment $\Delta T$ and solving equation (1) applying the Newton-Raphson algorithm. An appropriate procedure has been developed to overcome the turning-point problem. To guarantee finding all the branches we compute additionally all the solutions at $T=T^{+}$and, if it is necessary trace some branches of the characteristic starting with these solutions and decreasing temperature.

Thus, a key point of the algorithm is a method for finding all the DC solutions at a fixed temperature. In such a case equation (2), describing the circuit, reduces to

$$
\begin{equation*}
f(v)+A v-b=0 \tag{4}
\end{equation*}
$$

where $\quad \boldsymbol{v}=\left[v_{1} \cdots v_{n}\right]^{\mathrm{T}}, \quad \boldsymbol{b}=\left[b_{1} \cdots b_{n}\right]^{\mathrm{T}}, \quad \boldsymbol{A}=\left[a_{i j}\right]_{n \times n}$, $\boldsymbol{f}(\boldsymbol{v})=\left[f_{1}\left(v_{1}\right) \cdots f_{n}\left(v_{n}\right)\right]^{\mathrm{T}}, \quad$ where $\quad f_{i}\left(v_{i}\right)=K_{i}\left(\mathrm{e}^{\lambda v_{i}}-1\right)$ $i=1, \cdots, n$, are the currents flowing through all the diodes. Since $K_{i}$ is a very small number, typically $K_{i}=10^{-14} \mathrm{~A}$, function $f_{i}\left(v_{i}\right)$ is approximately equal to zero for $v_{i}$ smaller than some positive threshold voltage $w$. If we choose $w=0.2$ then $\left|f_{i}\left(v_{i}\right)\right|<10^{-10}$ for $v_{i}<w$. Hence, it is justified to consider $f_{i}\left(v_{i}\right)$ as equal to zero for $v_{i}<w$, i.e. we assume

$$
f_{i}\left(v_{i}\right)=\left\{\begin{array}{cll}
0 & \text { for } & v_{\mathrm{i}}<w  \tag{5}\\
K_{i}\left(\mathrm{e}^{\lambda v_{i}}-1\right) & \text { for } & v_{i} \geq w
\end{array}\right.
$$

A method for finding all the solutions to Eq. (4) is sketched underneath.

We wish to find all the solutions to Eq. (4) which satisfy the constraints: $-E \leq v_{i} \leq E, 0 \leq i_{i} \leq I_{i}, i=1, \cdots, n$, where $E$ is the sum of all voltage sources acting in the circuit, whereas $I_{i}$ is the forward burnout current of $i$-th diode. Hence, taking into account Eq. (5) we obtain
$l_{i}^{0} \leq v_{i} \leq u_{i}^{0}$, where $l_{i}^{0}=-E$,
$u_{i}^{0}=\min \left\{E, \frac{1}{\lambda} \ln \left(\frac{I_{i}}{K_{i}}+1\right)\right\}, i=1, \cdots, n$. Thus, we seek all the solutions to Eq. (4) in the $n$-dimentional rectangular region $\left[\boldsymbol{l}^{0}, \boldsymbol{u}^{0}\right]=\left[l_{1}^{0}, u_{1}^{0}\right] \times \cdots \times\left[l_{n}^{0}, u_{n}^{0}\right], l_{i}^{0} \leq v_{i} \leq u_{i}^{0}, i=1, \cdots, n$.

To find all the solutions we apply the idea of successive contraction, division, and elimination [4].

The crucial point of this approach is a contraction method described in detail in [4]. The main idea of this method is as follows.

Let us consider an arbitrary region $[\boldsymbol{l}, \boldsymbol{u}]=\left[l_{1}, u_{1}\right] \times \cdots \times\left[l_{n}, u_{n}\right], l_{i} \leq v_{i} \leq u_{i}$.

We frame each characteristic $f_{i}\left(v_{i}\right)$ for $v_{i} \in\left[l_{i}, u_{i}\right]$ $i=1, \cdots, n$, using two parallel straight lines, as it is illustrated in Fig. 1. Having determined all the slopes $s_{1}, \cdots, s_{n}$ and all the offsets $c_{1}^{-}, \cdots, c_{n}^{-}, c_{1}^{+}, \cdots, c_{n}^{+}$, we form the matrix

$$
\begin{gather*}
\boldsymbol{M}=\operatorname{diag}\left(s_{1}, \cdots, s_{n}\right)  \tag{6}\\
\text { and vectors } \boldsymbol{c}^{-}=\left[c_{1}^{-} \cdots c_{n}^{-}\right]^{\mathrm{T}}, \boldsymbol{c}^{+}=\left[c_{1}^{+} \cdots c_{n}^{+}\right]^{\mathrm{T}}
\end{gather*}
$$

Let $v$ *be an arbitrary solution of equation (4) belonging to the region $[\boldsymbol{l}, \boldsymbol{u}]$. Any component $v_{i}^{*}$ of $\boldsymbol{v}^{*}$ be considered as a point which lies on the straight line $y_{i}=s_{i} v_{i}+c_{i}$, where


Fig. 1. Illustration of the contraction method
$c_{i}^{-} \leq c_{i} \leq c_{i}^{+}$. Hence, the linear equation

$$
\begin{equation*}
M v^{*}+c+A v^{*}-b=0 \tag{7}
\end{equation*}
$$

arises, where components $c_{i}(i=1, \cdots, n)$ of vector $\boldsymbol{c}$ are unknown, but the bounds $c_{i}^{-}, c_{i}^{+}$on them are given. Solving equation (7) for $v^{*}$ we find

$$
\begin{equation*}
v^{*}=Z d \tag{8}
\end{equation*}
$$

where $\boldsymbol{Z}=\left[z_{i j}\right]_{n \times n}=[\boldsymbol{M}+\boldsymbol{A}]^{-1}, \boldsymbol{d}=\left[d_{1} \ldots d_{n}\right]^{T}=\boldsymbol{b}-\boldsymbol{c}$ $d_{i}^{-}=b_{i}-c_{i}^{+} \leq d_{i} \leq b_{i}-c_{i}^{-}=d_{i}^{+}$. Using (8) we find new bounds on $v^{*}$, such that $p_{i}^{-} \leq v_{i}^{*} \leq p_{i}^{+}, i=1, \cdots, n$, where
$p_{i}^{-}=\sum_{j=1}^{n} z_{i j} \alpha_{j}, \quad p_{i}^{+}=\sum_{j=1}^{n} z_{i j} \beta_{j}, \alpha_{j}=\left\{\begin{array}{lll}d_{j}^{+} & \text {if } & z_{i j} \leq 0 \\ d_{j}^{-} & \text {if } & z_{i j}>0\end{array}\right.$,
$\beta_{j}=\left\{\begin{array}{lll}d_{j}^{+} & \text {if } & z_{i j} \geq 0 \\ d_{j}^{-} & \text {if } & z_{i j}<0\end{array}\right.$.
Next we define $l_{i}^{1}=\max \left\{l_{i}, p_{i}^{-}\right\}, u_{i}^{1}=\min \left\{u_{i}, p_{i}^{+}\right\}$and form region $\quad\left[l^{1}, u^{1}\right] \subset[l, u], \quad\left(\boldsymbol{l}^{1}=\left[l_{1}^{1} \cdots l_{n}^{1}\right]^{\mathrm{T}}\right.$, $\left.\boldsymbol{u}^{1}=\left[u_{1}^{1} \cdots u_{n}^{1}\right]^{\mathrm{T}}\right)$ containing the same solutions as $[l, u]$. The contraction is continued, leading to regions $\left[l^{2}, u^{2}\right],\left[l^{3}, u^{3}\right], \cdots$

If at any stage of the contraction process the lower bound overlaps the upper bound, for at least one component, i.e. $l_{k}^{\mu}>u_{k}^{\mu}$ for some $\mu$ and $k$, then we conclude that the region $[l, u]$ contains no solution. In such a case this region is discarded.

To improve this method we take into account matrix equation (4), consisting of $n$ scalar equations having the form

$$
\begin{equation*}
f_{i}\left(v_{i}\right)+\sum_{j=1}^{n} a_{i j} v_{j}=b_{i}, i=1, \ldots, n \tag{9}
\end{equation*}
$$

Consider a region $[l, u]=\left[l_{1}, u_{1}\right] \times \cdots \times\left[l_{n}, u_{n}\right]$, $\left(l_{i} \leq v_{i} \leq u_{i}, i=1, \cdots, n\right)$ and select a subset $X^{-}$of the set of equations (9) for which $u_{i} \leq w$ (or $v_{i} \leq w$ ). Without any loss of generality we assume that $X^{-}$consists of the first $m$ equations of set (9). Consequently, the equations $f_{1}\left(v_{1}\right)=0, \cdots, f_{m}\left(v_{m}\right)=0$ hold. In such a case equation (4) can be rearranged to give

$$
\begin{align*}
& A_{1} v_{1}+A_{2} v_{2}=b_{1} \\
& A_{3} v_{1}+A_{4} v_{2}+f_{2}\left(v_{2}\right)=b_{2} \tag{10}
\end{align*}
$$

where $\boldsymbol{v}_{1}=\left[v_{1} \ldots v_{m}\right]^{\mathrm{T}}, \boldsymbol{v}_{2}=\left[v_{m+1} \ldots v_{n}\right]^{\mathrm{T}}, \boldsymbol{A}_{1}, \boldsymbol{A}_{2}, \boldsymbol{A}_{3}, \boldsymbol{A}_{4}$, are submatrices of $\boldsymbol{A}, \boldsymbol{b}_{1}=\left[b_{1} \ldots b_{m}\right]^{\mathrm{T}}, \boldsymbol{b}_{2}=\left[b_{m+1} \ldots b_{n}\right]^{\mathrm{T}}$, $\boldsymbol{f}_{2}\left(\boldsymbol{v}_{2}\right)=\left[f_{m+1}\left(\boldsymbol{v}_{m+1}\right) \ldots f_{n}\left(\boldsymbol{v}_{n}\right)\right]^{\mathrm{T}}$.

By pivoting in succession on the diagonal elements of matrix $\boldsymbol{A}_{1}$ we rearrange equations (10) to

$$
\begin{array}{r}
\boldsymbol{v}_{1}+\hat{\boldsymbol{A}}_{2} \boldsymbol{v}_{2}=\hat{\boldsymbol{b}}_{1} \\
\boldsymbol{f}_{2}\left(\boldsymbol{v}_{2}\right)+\hat{\boldsymbol{A}}_{4} \boldsymbol{v}_{2}=\hat{\boldsymbol{b}}_{2} \tag{12}
\end{array}
$$

and apply the contraction method, described above.
The form of equations (11)-(12) enables us to frame only the scalar functions of the vector representation $f_{2}\left(v_{2}\right)$ and consequently reduce the size of matrices which are
inverted in the contraction process. Furthermore, inverting the matrices can be efficiently carried out using some matrix formulas. In this way the contraction method is considerably improved.

The contraction procedure, after appropriate modification, also can be applied to equation $\boldsymbol{i}=\boldsymbol{b}-\boldsymbol{A} \boldsymbol{v}$, where $\boldsymbol{i}=\boldsymbol{f}(\boldsymbol{v})$, considering $n$-dimensional rectangular regions relating to the current vector.

Some regions containing no solution can be straight-forwardly discarded using algorithms based on investigation of some selected scalar equations of the representation (4) and showing that any point of the considered region violates at least one of these equations. Two algorithms employing this idea, called direct algorithms, have been proposed.

The direct and contraction algorithms sketched above have been employed in the method for finding all the DC solutions, proposed in this paper. To find all the solutions in a given region we use the idea of successive contraction, division, and elimination. When the computation process is carried out many $n$ dimensional rectangular regions are considered. To each of them we first apply the direct algorithms. If the algorithms do not discard the region we use the improved contraction algorithms.

The algorithm developed in this paper is an important mathematical tool applied in the process of tracing the temperature characteristic. It enables us to find all values of the signal at any temperature belonging to the prescribed range. Each branch of the characteristic determines one of the values.

The proposed algorithm has been implemented in Delphi and tested on several electronic circuits using PC Pentium 4, 3 GHz .

## Example 1

Figure 2 shows a circuit composed of two Schmitt's triggers [14]. The transistors are characterized by the Ebers-Moll model with resistors $R_{B}=3 \Omega$, $R_{E}=R_{C}=10 \Omega$. The parameters are as follows: $I_{0}=6.99732 \mathrm{fA}, \beta_{R_{0}}=1_{\mathrm{v}}, \beta_{F_{0}}=99, T_{i}=3, T_{\beta}=1.5$, $E_{g}=1.11 \mathrm{eV}$. The temperature coefficients of the resistors are: $T_{C_{1}}=2 \cdot 10^{-3} 1 / \mathrm{K}, T_{C_{2}}=0$. We wish to trace the temperature characteristic $v_{\text {out }}=F(T)$ for $T \in\left[10^{\circ} \mathrm{C}, 60^{\circ} \mathrm{C}\right]$.

Using the algorithm developed in this paper, with $\Delta T=0.1^{\circ} \mathrm{C}$ we compute the characteristic shown in Fig. 3. It is composed of four disconnected branches, with two of them located very close one to another, hence, they cannot be distinguished in the figure.

The time consumed by the algorithm, is 1.2 s . Using PSPICE simulator we obtain a fragmentary characteristic, containing only one branch, as shown in Fig. 4.

## Example 2

Figure 5 shows a transistor circuit being a part of line receiver SN 75122. The transistors are characterized by the Ebers-Moll model with resistors $R_{B}=3 \Omega$, $R_{E}=R_{C}=10 \Omega$. The parameters are as follows:


Fig. 2. Circuit composed of two Schmitt's triggers


Fig. 3. Temperature characteristic $v_{\text {out }}=F(T)$ obtained using the proposed algorithm


Fig. 4. Temperature characteristic $v_{\text {out }}=F(T)$ provided by SPICE
$I_{0}=7.049 \mathrm{fA}, \beta_{R_{0}}=2.611, \beta_{F_{0}}=375.5, T_{i}=3, T_{\beta}=1.5$, $E_{g}=1.11 \mathrm{eV}, \eta=1$. The temperature coefficients of the chip resistors are $T_{C_{1}}=2 \cdot 10^{-3} 1 / \mathrm{K}, T_{C_{2}}=0$. We wish to find the temperature characteristic $v_{\text {out }}=F(T)$ for $T \in\left[20^{\circ} \mathrm{C}, 50^{\circ} \mathrm{C}\right]$ in two cases: $v_{\text {in }}=1.5 \mathrm{~V}$ and $v_{\text {in }}=1.05 \mathrm{~V}$. We use the algorithm developed in this paper, with $\Delta T=0.1^{\circ} \mathrm{C}$.

Figure 6 shows the obtained characteristic for $v_{i n}=1.5 \mathrm{~V}$. The time consumed by the algorithm is 11.5 s . The characteristic provided by SPICE is incomplete, it contains only one branch, as it is shown in Fig. 7. The characteristic obtained by the proposed algorithm and SPICE, at $v_{\text {in }}=1.05 \mathrm{~V}$, are shown in Figs. 8 and 9, respectively. A comparison of the characteristics manifests that SPICE gives a fragmentary characteristic. The time consumed by the proposed algorithm is 15.3 s .


Fig. 5. Diode-transistor circuit for Example 2


Fig. 6. Temperature characteristic of the circuit shown in Fig. 5, at $v_{\text {in }}=1.5 \mathrm{~V}$, obtained using the proposed algorithm


Fig. 7. Temperature characteristic of the circuit shown in Fig. 5, at $v_{i n}=1.5 \mathrm{~V}$, provided by SPICE


Fig. 8. Temperature characteristic of the circuit shown in Fig. 5, at $v_{\text {in }}=1.05 \mathrm{~V}$, obtained using the proposed algorithm

## 3. Temperature characteristics of circuits containing thermistors

Consider a transistor circuit, as defined in Section 2, including additionally a thermistor. The thermistor is considered as a resistor, connected to the chip, depending on temperature, described by equation $\hat{v}=R_{h}(T) \hat{i}$. Assume that the temperature of the chip is constant, whereas the temperature of the thermistor varies in interval $\left[T^{-}, T^{+}\right]$.

To describe the circuit we modify the Sandberg-Willson equation by introducing a term depending on the thermistor voltage

$$
\begin{equation*}
\boldsymbol{\Gamma}(v)+\boldsymbol{G}_{11} v+\boldsymbol{G}_{12} \hat{v}-\boldsymbol{d}=\mathbf{0} \tag{13}
\end{equation*}
$$

where $\boldsymbol{G}_{11}$ is (nxn) matrix as in Egs. (1), $\boldsymbol{G}_{12}$ is an (nx1) matrix. Furthermore, we formulate additional equation expressing the thermistor current in terms of $\hat{v}$, $v$, and independent sources acting in the circuit

$$
\begin{equation*}
\hat{i}=\hat{d}-\boldsymbol{G}_{21} \boldsymbol{v}-G_{22} \hat{v}, \tag{14}
\end{equation*}
$$

M. Tadeusiewicz and S. Hałgas


Fig. 9. Temperature characteristic of the circuit shown in Fig. 5, at $v_{\text {in }}=1.05 \mathrm{~V}$, provided by SPICE
where $\boldsymbol{G}_{21}$ is a (1xn) matrix. On the other hand

$$
\begin{equation*}
\hat{i}=R_{h}^{-1}(T) \hat{v} . \tag{15}
\end{equation*}
$$

Rearranging equations (13)-(15), yields

$$
\begin{equation*}
\boldsymbol{f}(v)+\hat{\boldsymbol{A}}(T) v-\boldsymbol{c}(T)=\mathbf{0} \tag{16}
\end{equation*}
$$

where

$$
\begin{aligned}
\hat{\boldsymbol{A}}(T) & =\boldsymbol{\Gamma}^{-1}\left(\boldsymbol{G}_{11}-\boldsymbol{G}_{12}\left(R_{h}^{-1}(T)+G_{22}\right)^{-1} \boldsymbol{G}_{21}\right), \\
\boldsymbol{c}(T) & =\boldsymbol{\Gamma}^{-1}\left(\boldsymbol{d}-\boldsymbol{G}_{12}\left(R_{h}^{-1}(T)+G_{22}\right)^{-1} \hat{d}\right) .
\end{aligned}
$$

The algorithm developed in Section 2 applied to equation (16) enables us to find characteristic $y=\hat{F}(T)$, where $T$ is the temperature of the thermistor.

## Example 3

Let us consider the circuit shown in Fig. 10, including NTC thermistor $R_{h}(T)$ [14]. The transistors are characterized by the Ebers-Moll model with resistors: $R_{B}=3 \Omega$, $R_{E}=R_{C}=1 \Omega$, and parameters: $I_{0}=7.049 \mathrm{fA}, \beta_{R_{0}}=1$, $\beta_{F_{0}}=99$.

The chip is at fixed temperature $\mathrm{T}=27^{\circ} \mathrm{C}$, hence, its parameters are constant. We wish to trace the characteristic $v_{\text {out }}=\hat{F}(T)$, where the thermistor temperature $T$ belongs to the interval $\left[10^{\circ} \mathrm{C}, 100^{\circ} \mathrm{C}\right]$. Using the algorithm developed in Section 3, we obtain the characteristic shown in Fig. 11. The time consumed by the algorithm is 1.6 s . The characteristic given by SPICE (ICAP 4 or PSPICE) is presented in Fig. 12. The latter exhibits apparent hysteresis. The method developed in this paper guarantees finding all the DC solutions at any temperature. Figure 11 shows that for $T \in\left[T^{\prime}, T^{\prime \prime}\right]$ there are three solutions. The characteristic depicted in Fig. 12 gives, in this range, only two of them.


Fig. 10. A circuit containing thermistor $R_{h}(T)$


Fig. 11. The characteristic $v_{\text {out }}=\hat{F}(T)$ obtained using the proposed algorithm


Fig. 12. The characteristic $v_{\text {out }}=\hat{F}(T)$ provided by SPICE
www.journals.pan.pl

Tracing temperature characteristics in diode-transistor circuits having multiple DC solutions

## 4. Conclusions

The algorithm for tracing the temperature characteristics of diode-transistor circuits having multiple DC solutions is efficient. It gives complete characteristics, which are multivalued and usually composed of disconnected branches. The characteristics are necessary in the analysis of the circuits, considering thermal behavior of the chip [15]. On the other hand, the characteristics provided by SPICE are fragmentary, lose some branches or exhibit apparent hysteresis.

The proposed approach also can be directly applied to circuits containing MOS transistors, characterized by the Shichman-Hodges model. Application to short-channel MOSFET circuits requires modification of the method for finding all the DC solutions in circuits with constant parameters.

Acknowledgements. The authors would like to thank the anonymous reviewers for useful comments and suggestions which have improved this paper.

## References

[1] T. Nishi, "An efficient method to find all solutions of piecewiselinear resistive circuits", Proc. ISCAS'89, 2052-2055 (1989).
[2] S. Pastore and A. Premoli, "Finding all DC solutions of nonlinear resistive circuits by exploring both polyhedral and rectangular circuits", IEEE Proc. Circuits, Devices and Systems 144 (9), 17-21 (1997)
[3] K. Yamamura and R. Kameko, "Finding all solutions of piecewise-linear circuits using simplex method", IEEE Trans. on Cir. and Syst.I 50 (1), 160-165 (2003).
[4] M. Tadeusiewicz and K. Głowienka, "A contraction algorithm for finding all the DC solutions of piecewise-linear circuits", J. Circuits, Systems and Computers 4, 319-336 (1994).
[5] L. Vandenberghe, B. L. Moor, and J. Vandewalle, "The generalized linear complementarity problem applied to the complete analysis of resistive piecewise-linear circuits", IEEE Trans. on Cir. and Syst. 36 (11), 1382-1391 (1989).
[6] M. Tadeusiewicz, "DC analysis of circuits with idealized diodes considering reverse bias breakdown phenomenon", IEEE Trans. on Cir. and Syst. 44 (4), 312-326 (1997).
[7] M. Tadeusiewicz and S. Hałgas, "An effective algorithm for finding all equilibrium states of circuits containing GummelPoon modeled transistors", Proc. $6^{\text {th }}$ Conf. Mixed Design of Integrated Circuits and Systems, 163-166 (1999).
[8] L.Kolev, "An interval method for global nonlinear analysis", IEEE Trans. on Cir. and Syst. I 47 (5), 675-683 (2000).
[9] A. Reibiger, W. Mathis, T. Nahring, and L. Trajkovic, "Mathematical foundations of the TC-method for computing multiple DC-operating points", Int. J. Appl. Electromagnetics and Mech. 17, 169-191 (2003).
[10] L.B. Goldgeisser and M.M. Green, "A method for automatically finding multiple operating points in nonlinear circuits", IEEE Trans. on Cir. and Syst. I 52 (4) 776-784 (2005).
[11] K. Yamamura and N. Igarashi, "An interval algorithm for finding all solutions of non-linear resistive circuits", Int. J. Cir. Theor. Appl. 32, 47-55 (2004)
[12] I. W. Sandberg and A.N. Willson, "Some network-theoretic properties of nonlinear dc transistor networks", Bell Syst. Tech. J. 48, 1293-1311 (1969).
[13] T.L. Quarles, A.R. Newton, D.O. Pederson, and A. Sangiovanni-Vincentelli, SPICE-3 Version 3F5 User's Manual, Berkeley, CA: Dep. of EECS, California, 1994.
[14] M. Tadeusiewicz and S. Hałgas, "Determining of temperature characteristics in diode-transistor circuits with many equilibrium points", Materials of State Electronics Conference 1/2, 63-68 (2006), (in Polish).
[15] W. Janke, Thermal Phenomena in Semiconductor Elements and Circuits, Warsaw, WNT, 1992, (in Polish).


[^0]:    * e-mail: michal.tadeusiewicz@p.lodz.pl

