# Boosting resonant switched-capacitor voltage tripler 

MACIEJ Chojowski ${ }^{\boxtimes}$, Robert Sosnowski, MARCIN BASZyŃski<br>AGH University of Science and Technology<br>Poland<br>e-mail: ${ }^{\boxtimes}$ chojo@agh.edu.pl

(Received: 26.05.2022, revised: 21.11.2022)


#### Abstract

This elaboration presents the concept of a unidirectional DC-DC switchedcapacitor converter operating as a voltage tripler. The system consists of two resonant cells with switched capacitors and chokes. This proposed converter topology achieves low voltages on semiconductor switches (diodes and transistors) compared to the classic SC series-parallel converter or the boost topology. The output voltage on the capacitors is reduced in the proposed converter because it is divided into two series-connected capacitors with asymmetric distribution. The presented results describe the analytical description of the system operation and the analytical equation for semiconductor currents. A simulation and experimental results have been performed. The system efficiency and three voltage gain values were measured in the experimental setup. The efficiency measured was also compared with the analytical determination curve for loss analysis and further converter optimization.


Key words: boost topology, DC-DC converters, switched-capacitor converter

## 1. Introduction

Switched-capacitor (SC) systems are often used as DC-DC boost topology [1, 2]. The SC converters are designed to reduce the number or inductance value of power choke. As a result, it allows one to achieve a smaller size and lower weight of the converter system.

Works [3,4] present the systems that allow obtaining the output voltage twice the value of the input voltage (the voltage doubler), due to the use of series resonance effect, which allows the reduction of losses of switching transistors. Zero current switching (ZCS) leads to noticeably high efficiency ( $97.0-98.5 \%$ ). Moreover, these circuits consist of a relatively small number of elements, i.e. two transistors, two diodes, a resonant capacitor, resonant choke and an output capacitor.

Recently, many topologies of the Dickson family have been discussed in [5-8]. Interleaved circuits with switched capacitors can achieve high gain values [5, 7, 8] or work as a voltage lowering circuit [6].

An example of the SC converter allowing one to obtain various voltage gain is presented in [9]. The value of the output voltage depends on the duty cycle of the control pulses. Voltage stresses of the switches are lower than the output voltage [9].

The circuit described in [10] has three voltage outputs with maximum gains equal to two, four and six, respectively. The voltage gain can be smoothly regulated by changing the activation time of one of the transistors [10]. The converter uses four transistors and the maximum voltage of the switches is limited to the input voltage value or twice its value.

The circuits described in [11] and [12] have a voltage gain equal to three. It uses two transistors, the switching losses are limited by the phenomenon of series resonance, which results in soft switching. An important feature of these converters is the common grounding of the input and output voltages.

Boost DC-DC converters are used, among others, in hybrid cars to ensure the appropriate level of input voltage for the motor inverter [13]. In addition, they are used in cars to power lamps [14] and in systems powered by fuel cells or photovoltaic installations [9].

The DC-DC converters with the topology presented in [15-17] are similar to those presented in [3-12], which can also be used as power factor improvement (PFC) circuits. Paper [15] describes a three-level boost converter. The converter [15] operates in the discontinuous conduction mode as a PFC converter with spread spectrum frequency modulation. The proposed control method allows one to reduce electromagnetic interference and increase overall efficiency.

Article [16] describes the three-level DC-DC buck converter of the switched-inductor voltagelift type. This circuit includes three transistors. Two of them are switched complementary. When the duty cycle of the control signal in the third transistor changes, the circuit voltage gain is adjusted. It is possible to obtain enormous gain values greater than 10 , while maintaining low voltage stresses of the transistors. The circuit from [15, 16] also has a modification (replacing the diodes with transistors), which allows two-way energy transfer as in the classic two-level boost circuit [17]. The SC family of converters can control the output voltage [3,10], similar to the previous converter [15, 16].

The control can be carried out by changing the duty cycle, switching frequency or phase shift of the PWM signals (in the case of systems with more switches).

The proposed converter has a topology close to the automatic interleaved Dickson switched capacitor converter (AIDSCC) described in [5]. An important difference is the way the $C_{\text {out2 }}$ capacitor is connected. In the proposed system, it is connected between the negative pole of the output voltage and the negative pole of the input voltage (the grounding of the system). In the AIDSCC, it is connected between the negative pole of the output voltage and the positive pole of the input voltage. This topology change has significant implications.

The AIDSCC voltage $U_{\text {out } 2}$ is $-2 U_{\mathrm{in}}$. Therefore, it is necessary to select a capacitor for a voltage value twice as high as that of the considered system. Furthermore, for the AIDSCC circuit, the output voltages $U_{\text {out1 }}$ and $U_{\text {out2 }}$ do not have common grounding, as is the case in the proposed circuit. The proposed converter can be used in systems where the input and output common grounding is not required. For this reason, it could be suitable in renewable systems as the front-end DC-DC power conversion, auxiliary power supplies, battery equalizer, and
in automotive applications, as well as in high-intensity discharge lamp supply units in vehicle headlights [10, 17, 18].

The paper is organized as follows. Section II presents the theoretical aspects of the proposed DC-DC converter with an analytical description. Section III contains the results of the simulation described in Section II. Section IV provides laboratory measurements of the proposed system. The waveforms of the voltages and the current of the selected power elements are presented. An efficiency test with voltage gain for a variable load is included in the chart.

## 2. Concept of the novel converter

### 2.1. Principle of operation

The proposed converter is shown in Fig. 1. The principle of its operation assumes that the transistors are switched on alternately with a constant $50 \%$ duty cycle in the dead time. For analytical considerations, the dead time has been omitted. The complementary switching of the transistors causes the current to flow through the chokes ( $L_{1}$ and $L_{2}$ ) and the charging capacitors $C_{1}$ and $C_{2}$ from the input source (Fig. 2). The topology in Fig. 1 can also be extended by many cells, e.g. as in $[3,5,7,10-12]$. This extension allows one to increase the voltage gain by adding more diodes and capacitors [11] (or capacitors with extra chokes [3,10]). The modification of the converter assumes that the two chokes are replaced by one $L$ choke.


Fig. 1. The novel concept of unidirectional DC-DC high-voltage-gain converter (voltage gain $G=3, G=2$ or $G=-1$ and the number of switches $s=2$ )

Overcharged capacitors will provide energy for the output capacitors $C_{\text {out1 }}$ and $C_{\text {out2 }}$. The circuit with the $D_{1}$ and $D_{2}$ diodes together with the $C_{\text {out1 }}$ capacitor forms a double voltage ( $2-U_{\text {in }}$ ), while the $D_{3}$ and $D_{4}$ diodes with the $C_{\text {out2 }}$ capacitor are the circuit that ensures the
input voltage inversion $\left(-U_{\mathrm{in}}\right)$. Consequently, the output voltage can be described as:

$$
\begin{equation*}
U_{\text {out }}=U_{\text {out } 1}-U_{\text {out } 2}=2 \cdot U_{\text {in }}-\left(-U_{\text {in }}\right)=3 \cdot U_{\text {in }} . \tag{1}
\end{equation*}
$$



Fig. 2. The operation state: charging (a); discharging (b)

### 2.2. Input current determination

Figure 3 shows the theoretical waveforms for the proposed control. It should be emphasized that the value of the input current $i_{\text {in }}$ indicates the current after the filter capacitor. Operation with a frequency close to the resonant $f_{0}$ ( $L_{1}$ and $L_{2}$ with $C_{1}$ and $C_{2}$ capacitors, respectively) results in a sinusoidal current with the value $I_{\text {in max }}$. In the second half-period, when the transistor


Fig. 3. Theoretical waveforms of the logic signals for transistors $T_{1}$ and $T_{2}$ with idealized input current
$T_{1}$ is turned on, the input voltage and the volt-age on the capacitors are applied to the output capacitors. As a consequence, a current flows through the source with a maximum value twice as low ( $I_{\text {in } \max } / 2$ ). The average value of the input current can be defined as:

$$
\begin{equation*}
I_{\text {in avg }}=\frac{1}{T} \int_{0}^{T} i_{\text {in }}(t) \mathrm{d} t=\frac{1}{T} \int_{0}^{T / 2} I_{\text {in } \max } \sin \omega t \mathrm{~d} t+\frac{1}{T} \int_{T / 2}^{T} \frac{I_{\text {in } \max }}{2} \sin (\omega t-\pi) \mathrm{d} t . \tag{2}
\end{equation*}
$$

The average value of the input current is:

$$
\begin{equation*}
I_{\text {in avg }}=\frac{I_{\text {in } \max }}{\pi}+\frac{I_{\text {in } \max }}{2 \pi}=\frac{3}{2 \pi} I_{\text {in } \max } . \tag{3}
\end{equation*}
$$

The maximum value of the input current is:

$$
\begin{equation*}
I_{\text {in } \max }=\frac{2 \pi}{3} I_{\text {in avg }}=2 \pi I_{\text {out }} . \tag{4}
\end{equation*}
$$

### 2.3. Determination of the current stresses of components

Assuming the ideal half-wave sinusoidal current for diodes and transistors, the RMS current of the switches can be described as:

$$
\begin{equation*}
I_{T \mathrm{rms}}=I_{T_{1} \mathrm{rms}}=I_{T_{2} \mathrm{rms}} \tag{5}
\end{equation*}
$$

In addition, it can be calculated by:

$$
\begin{equation*}
I_{T \mathrm{rms}}=\sqrt{\frac{1}{T} \int_{0}^{T} i_{T}^{2}(t) \mathrm{d} t}=\sqrt{\frac{1}{T} \int_{0}^{T / 2}\left(2 \pi I_{\mathrm{out}} \sin \omega t\right)^{2} \mathrm{~d} t}=2 \pi I_{\mathrm{out}} \sqrt{\frac{1}{4}}=\pi I_{\mathrm{out}}=\frac{I_{\mathrm{in} \max }}{2} \tag{6}
\end{equation*}
$$

There, the average diode currents for all diodes are equal:

$$
\begin{equation*}
I_{D \text { avg }}=I_{D_{1} \text { avg }}=I_{D_{2} \text { avg }}=I_{D_{3} \text { avg }}=I_{D_{4} \text { avg }} \tag{7}
\end{equation*}
$$

where the mean value is:

$$
\begin{equation*}
I_{D \text { avg }}=\frac{1}{T} \int_{0}^{T} i_{D}(t) \mathrm{d} t=\frac{1}{T} \int_{0}^{T / 2} \pi I_{\text {out }} \sin \omega t \mathrm{~d} t=-\frac{1}{2} I_{\text {out }}(\cos \pi-\cos 0)=I_{\text {out }}=\frac{I_{\text {in } \max }}{2 \pi} \tag{8}
\end{equation*}
$$

The sinusoidal shape of the inductor (and resonant capacitor) current means that the value of the inductor RMS leads to:

$$
\begin{equation*}
I_{L \mathrm{rms}}=I_{C \mathrm{rms}}=\pi \frac{\sqrt{2}}{2} I_{\mathrm{out}}=\frac{\sqrt{2} I_{\mathrm{in} \max }}{4} . \tag{9}
\end{equation*}
$$

The output capacitor current equals:

$$
\begin{equation*}
I_{C o u t r m s}=\pi I_{\mathrm{out}}-I_{\mathrm{out}} . \tag{10}
\end{equation*}
$$

### 2.4. Voltage stresses of components

The maximum voltage values of the diodes and transistors are approximately equal to the input voltage.

$$
\begin{equation*}
U_{D \max }=U_{T \max }=U_{\mathrm{in}} . \tag{11}
\end{equation*}
$$

The mean voltages on resonant capacitors have an approximately constant average value and amount to:

$$
\begin{equation*}
U_{C_{1} \text { avg }}=U_{C_{2} \text { avg }}=U_{\text {in }} . \tag{12}
\end{equation*}
$$

The voltages for the output capacitors are approximately equal to:

$$
\begin{align*}
U_{\text {Cout } 1} & =2 U_{\text {in }},  \tag{13}\\
U_{\text {Cout2 } 2} & =-U_{\text {in }},  \tag{14}\\
U_{\text {Cout }} & =3 U_{\text {in }} . \tag{15}
\end{align*}
$$

### 2.5. Efficiency analysis

The converter efficiency equals:

$$
\begin{equation*}
\eta \triangleq \frac{P_{\text {out }}}{P_{\text {in }}}=\frac{P_{\text {in }}-\Delta P_{C}-\Delta P_{\mathrm{SW}}-\Delta P_{Q r r}}{P_{\mathrm{in}}}=1-\frac{\Delta P_{C}+\Delta P_{\mathrm{SW}}+\Delta P_{Q r r}}{P_{\mathrm{in}}}, \tag{16}
\end{equation*}
$$

where: $\Delta P_{C}$ represents the conduction losses, $\Delta P_{\text {SW }}$ represents the switching losses. The turn-off switching losses are practically equal to zero, due to the soft switching (ZCS). However, there is a turn-on switching loss associated with charging and discharging the output capacitances of the FETs [20]. The total switching power losses $\Delta P_{\text {SW }}$ are equal only to the losses $E_{\text {on }}$ :

$$
\begin{equation*}
\Delta P_{\text {on }}=\sum_{l=1}^{2} E_{\text {on } l} f_{S} \tag{17}
\end{equation*}
$$

The total conduction losses are the sum of the conduction loss $\Delta P_{T}$ in the transistors, the loss $\Delta P_{D}$ in the diodes, and the loss $\Delta P_{L}$ in inductance:

$$
\begin{align*}
\Delta P_{C}= & \Delta P_{T}+\Delta P_{D}+\Delta P_{L}+\Delta P_{C}=\sum_{k=1}^{2} R_{D S(\mathrm{on}) k} I_{T k}^{2}+\sum_{l=1}^{4} V_{F l} I_{D l a v g} \\
& +\sum_{z=1}^{2} R_{L-\mathrm{ESR}} I_{L z}^{2}+\sum_{z=1}^{2} R_{C-\mathrm{ESR}} I_{L z}^{2}+\sum_{z=1}^{2} R_{C o u t-\mathrm{ESR}}\left(I_{C o u t r m s}\right)^{2} \tag{18}
\end{align*}
$$

where: $R_{D S(\text { on })}$ is the MOSFET turn-on resistance, $V_{F l}$ is the diode voltage drop, $R_{A C}$ is the inductor equivalent resistance (measured by an impedance analyzer for an operating frequency of $100 \mathrm{kHz}), R_{C \text {-ESR }}$ is the resonant capacitor equivalent resistance, $R_{\text {Cout-ESR }}$ is the output capacitor equivalent resistance. The turn-off power loss generated by the switching diode $\Delta P_{Q r r}$ is:

$$
\begin{equation*}
\Delta P_{Q r r}=\sum_{l=1}^{4} f_{S} V Q_{r r l} \tag{19}
\end{equation*}
$$

where $V$ is the diode blocking voltage and $Q_{r r}$ is the diode reverse recovery charge. The overall efficiency equals:

$$
\begin{align*}
\eta_{T \mathrm{OSCVM}}= & 1-\frac{\left[\pi^{2}\left(R_{L-\mathrm{ESR}}+R_{C-\mathrm{ESR}}\right) I_{\mathrm{out}}+2 R_{\text {Cout-ESR }}\left(\pi I_{\mathrm{out}}-I_{\mathrm{out}}\right)^{2}\right]}{P_{\mathrm{in}}} \\
& -\frac{2 \pi^{2} R_{D S(\mathrm{on}) k} I_{\mathrm{out}}^{2}+4 V_{F l} I_{\mathrm{out}}}{P_{\mathrm{in}}}-\frac{2 f_{S}\left(2 U_{\mathrm{in}} Q_{r r}+E_{\mathrm{on}}\right)}{P_{\mathrm{in}}} . \tag{20}
\end{align*}
$$

## 3. Simulation results

### 3.1. Steady state operation

The results in Fig. 4 show only the steady state operation simulation of the power converter (simulation parameters are listed in Table 1). Key values for voltage or current have been defined for chokes, capacitors, and semiconductor elements. The simulation results confirmed (Fig. 4) that both transistors have a similar RMS current value, and the voltage across the transistors is equal to the input voltage. The simulation results obtained are approximately consistent with the theoretical runs. The current waveforms differ to some extent from the expected ones because of the inconsistency of the elements (e.g. the conduction resistance of transistors and voltage drops on the diodes).

Table 1. Parameters of the converter and input voltage for the simulation model

| Parameter name | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Inductance | $L_{1}, L_{2}$ | 1.7 | $\mu \mathrm{H}$ |
| Capacitance | $C_{1}, C_{2}$ | 1.1 | $\mu \mathrm{~F}$ |
| Resistance drain-source | $R_{D S(\mathrm{on})}$ | 80 | $\mathrm{~m} \Omega$ |
| Diodes 1-4 forward voltage | $V_{F}$ | 0.5 | V |
| Input voltage | $U_{\text {in }}$ | 100 | V |
| Switching frequency | $f_{S}$ | 100 | kHz |

The system analysis shows that semiconductor elements have identical current loads and voltage stresses, which is a great advantage of the system. Resonance capacitors also have the same voltage with the same effective value.

For the same parameters (Table 1) of the simulation system, the gain values were tested at different outputs of the system (Table 2).

The values of the load resistances from Table 2 have been selected, so that the output current is approximately 1 A . The load of one of the outputs has a relatively small influence on the values of the gains. In the case of no load, the voltages of the output capacitors increase significantly. The values of these voltages are limited by losses in the system.


Fig. 4. Waveforms of voltages (input, output and capacitors) and currents (input, output, transistors and $L C$ branches) of proposed converter operating. Matlab/Simulink results for 400 W of output power $\left(U_{\mathrm{in}}=100 \mathrm{~V}\right.$ and $\left.f=100 \mathrm{kHz}\right)$

Table 2. Simulation results (input voltage 100 V and frequency 100 kHz )

| Parameters | $\boldsymbol{R}_{\mathbf{1}}=\mathbf{2 0 0} \boldsymbol{\Omega}$ <br> $\boldsymbol{R}_{\mathbf{2}}=\boldsymbol{\infty}$ <br> $\boldsymbol{R}=\boldsymbol{\infty}$ | $\boldsymbol{R}_{\mathbf{1}}=\boldsymbol{\infty}$ <br> $\boldsymbol{R}_{\mathbf{2}}=\mathbf{1 0 0} \boldsymbol{\Omega}$ <br> $\boldsymbol{R}=\boldsymbol{\Omega}$ | $\boldsymbol{R}_{\mathbf{1}}=\boldsymbol{\infty}$ <br> $\boldsymbol{R}_{\mathbf{2}}=\boldsymbol{\infty}$ <br> $\boldsymbol{R}=\mathbf{3 0 0} \boldsymbol{\Omega}$ | $\boldsymbol{R}_{\mathbf{1}}=\mathbf{2 0 0} \boldsymbol{\Omega}$ <br> $\boldsymbol{R}_{\mathbf{2}}=\mathbf{1 0 0} \boldsymbol{\Omega}$ <br> $\boldsymbol{R}=\mathbf{3 0 0} \boldsymbol{\Omega}$ | $\boldsymbol{R}_{\mathbf{1}}=\boldsymbol{\infty}$ <br> $\boldsymbol{R}_{\mathbf{2}}=\boldsymbol{\infty}$ <br> $\boldsymbol{R}=\boldsymbol{\infty}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1.99 | 2.07 | 1.97 | 1.95 | 2.53 |
| $G_{2}$ | -1.07 | -0.99 | -0.97 | -0.95 | -1.50 |
| $G=G_{1}-G_{2}$ | 3.06 | 3.06 | 2.94 | 2.91 | 4.03 |

## 4. Experimental results

### 4.1. Experimental setup

The proposed DC-DC converter was experimentally investigated to verify the operation principle, switching concepts, voltage gain, voltage stresses on switches, power losses, efficiency, and temperature field distribution. Table 3 sums up the major converter (Fig. 5) parameters and

Table 3. Parameters of the laboratory setup

| Parameter | Value |
| :---: | :---: |
| Input voltage $U_{\text {in }}$ | 100 V |
| Input capacitor | EPCOS electrolytic $50 \mu \mathrm{~F} \pm 20 \%$ with MKP $4.7 \mu \mathrm{~F} \pm 5 \%$ and MKP $1 \mu \mathrm{~F} \pm 5 \%$ |
| Output capacitor $C_{\text {out } 1}$ and $C_{\text {out } 2}$ | $4.7 \mu \mathrm{~F} \pm 5 \%$ (MKP capacitor) $R_{\text {Cout-ESR }}=5.8 \mathrm{~m} \Omega$ |
| SC capacitance $C_{1}$ and $C_{2}$ | $1100 \mathrm{nF}, R_{C-E S R}=2.6 \mathrm{~m} \Omega$ |
| Inductor - $L_{1}$ and $L_{2}$ | $1.7 \mu \mathrm{H}$ |
| Inductors $R_{D C}(\mathrm{DCR})$ and $R_{A C}$ | $R_{D C}=1.4 \mathrm{~m} \Omega R_{A C}=115.1 \mathrm{~m} \Omega$ for 100 kHz |
| Resonant frequency | $f_{0} \approx 116.4 \mathrm{kHz}$ |
| Operating frequency | $f_{S} \approx 00 \mathrm{kHz}$ |
| SiC MOSFET transistors | $\begin{gathered} \mathrm{C} 3 \mathrm{M} 0060065 \mathrm{D}\left(V_{D S}=650 \mathrm{~V}, I_{D}=29 \mathrm{~A},\right. \\ \left.R_{D S(\text { on })}=60 \mathrm{~m} \Omega\right) \end{gathered}$ |
| Single-channel driver for high side and low side | 1EDI60H12AH - 6.0 A high-side isolated gate driver |
| Isolated DC-DC supply for driver | $\begin{gathered} \text { MGJ2D051505SC }\left(P=2 \mathrm{~W}, U_{\text {input }}=5 \mathrm{~V},\right. \\ \left.U_{\text {input }}=+15 \mathrm{~V} /-5 \mathrm{~V}\right) \end{gathered}$ |
| Diodes | $\begin{gathered} \text { VB60170G-E3 }\left(I_{F}=2 \times 30 \mathrm{~A}, V_{R R M}=170 \mathrm{~V},\right. \\ \left.V_{F}=0.65 \mathrm{~V} \text { at } 5 \mathrm{~A}, 25^{\circ} \mathrm{C}\right) \end{gathered}$ |
| PWM generator | External board DE10-lite Control Board |
| Dead time | 50 ns |

laboratory setup for the experiment. The prototyping half bridge (Fig. 5(a)) was used to check only the topology operation. The volume and efficiency optimization were not the main goals of the article.


Fig. 5. Experimental board: half bridge (a); with resonant $L C$ circuit diodes (b)

### 4.2. Operation of the converter

The subsection presents the results for the steady state. The Tektronix TCP0030A current probe with a 120 MHz band [21] was attached to the MDO3000 series oscilloscope [22], and passive TPP1000 probes (CAT II up to 300 V ) with a 1 GHz band were used to measure the voltage in the components [23]. The results of the measurement of the input voltage and possible output voltages are shown in Fig. 6.


Fig. 6. Experimental waveforms of the converter for $P_{\mathrm{in}} \approx 400 \mathrm{~W}$ and $U_{\mathrm{in}}=100 \mathrm{~V}$ - output voltage $u_{\text {out }}$ (CH1), input voltage $u_{\text {in }}(\mathrm{CH} 2)$, first output voltage with $G=2 u_{\text {out } 1}(\mathrm{CH} 3)$ and second output voltage with

$$
G=-1 u_{\text {out } 2}(\mathrm{CH} 4 \mathrm{~s})
$$

The results of the choke current measurement $i_{L}\left(i_{L 1}+i_{L 2}\right)$ and the voltages of the resonant capacitor $C_{1}$ are shown in Fig. 7. The results are similar to the simulation results in Fig. 4. The voltage waveforms for transistors (with resonant inductor current) and diodes are shown in Fig. 8 and Fig. 9, respectively. In a steady state, the voltage value is close to the input voltage $\left(U_{\mathrm{in}} \approx 100 \mathrm{~V}\right)$. The visible overshoot is the result of parasitic inductance in the power circuit.


Fig. 7. Experimental waveforms of the converter for $P_{\mathrm{in}} \approx 400 \mathrm{~W}$ and $U_{\mathrm{in}}=100 \mathrm{~V}$ - resonant inductor $\left(i_{L}=i_{L 1}+i_{L 2}\right)$ current $(\mathrm{CH} 1)$ and voltages across resonant capacitor $C_{1}(\mathrm{CH} 2)$


Fig. 8. Experimental waveforms of the converter for $P_{\mathrm{in}} \approx 400 \mathrm{~W}$ and $U_{\mathrm{in}}=100 \mathrm{~V}-$ resonant inductor $\left(i_{L}=i_{L 1}+i_{L 2}\right)$ current $(\mathrm{CH} 1)$ and voltages across transistors $T_{1}(\mathrm{CH} 2)$ and $T_{2}(\mathrm{CH} 4)$

Figure 10 shows the result of the thermography of the converter operating at a power of $P_{\text {out }} \approx 375 \mathrm{~W}$. These results show that the heat dissipation in switches and diodes is not significant.


Fig. 9. Experimental waveforms of the converter for $P_{\mathrm{in}} \approx 400 \mathrm{~W}$ and $U_{\mathrm{in}}=100 \mathrm{~V}$ - voltages across diodes $D_{2}(\mathrm{CH} 1), D_{1}(\mathrm{CH} 2), D_{3}(\mathrm{CH} 3)$ and $D_{4}(\mathrm{CH} 4)$

However, you can observe a concentration of heat near the resonance coil. The $L_{1}$ choke $\left(+69.5^{\circ} \mathrm{C}\right)$ is the hottest point in the power circuit. The high temperature is caused by the lack of an active cooling system.


LEGEND:
SPI: $\mathrm{L}_{1} \mathrm{~L}_{2}$
SPII: $\mathrm{D}_{1} \mathrm{D}_{2}$
SPIII: $\mathrm{D}_{3} \mathrm{D}_{4}$
SPIV: $\mathrm{T}_{1} \mathrm{~T}_{2}$

Fig. 10. An infrared photo of the converter during constant operation for 600 W - transistors with heat-sink and no forced air flow

### 4.3. Efficiency and voltage gain

Figure 11 shows the graph of efficiency vs the output power function. A series of measurements were performed at a constant switching frequency of $f_{S}=110 \mathrm{kHz}$. Efficiency was measured using a Yokogawa WT 1500 power analyzer [24]. The maximum efficiency of the converter was equal to $\eta_{\max }=97.29 \%$.

The curve plotted on the basis of the results from Eq. (20) for the parameters in Table 3 was added to the results. The equivalent resistance value for a choke was determined by the impedance analyzer $R_{A C}=115.1 \mathrm{~m} \Omega$ [25]. Other parameters are specified in the technical doc-


Fig. 11. Efficiency vs output power ( $U_{\mathrm{in}}=100 \mathrm{~V}$ and $\left.f_{S} \approx 100 \mathrm{kHz}\right)$
umentation [26,27]: the transistor resistance $R_{D S(o n) \max }=80 \mathrm{~m} \Omega, C_{o s s}$ stored energy $E_{\text {oss }} 1 \mu \mathrm{~J}$ for 100 V (marked with dashed line in Fig. 11) and the turn-on energy were calculated based on the current value (Fig. 12) and diode forward voltage $V_{F}=0.65 \mathrm{~V}$.


Fig. 12. Turn-on losses vs drain current for 100 V and $V_{G S}=-4 \mathrm{~V} /+5 \mathrm{~V}$

The analytical curve describing the losses in the proposed converter allows one to determine the percentage of loss for each of the components (Fig. 13). The losses are mainly caused by the conduction resistances of the MOSFETs ( $37 \%$ for 350 W ) and the diode forward losses ( $27 \%$ for 350 W ). Transistor conduction losses and inductor losses ( $R_{A C}$ equivalent resistance) are significant for high load ( 700 W ). The summarized capacitors conduction losses have a slight effect on overall efficiency ( $<2 \%$ ). Based on Fig. 13, the direction of optimization of the system can be determined. The diode turn-off power losses $\Delta P_{Q r r}$ were assumed neglected because there was not information on the $Q_{r r}$ recovery charge in datasheet [25].

Figure 14 shows the measured voltage gains as a function of the output power (in the range from 50 to 375 W ) - the voltage variation (for all possible outputs) can be determined by a linear relationship.


Fig. 13. Losses analysis of the converter for $100 \mathrm{~W}, 350 \mathrm{~W}$ and maximum input power 700 W


Fig. 14. Voltage gain vs output load ( $U_{\text {in }}=100 \mathrm{~V}$ and $\left.f_{S} \approx 100 \mathrm{kHz}\right)$

### 4.4. Output voltage control

There is a possibility to control output voltages by changing the duty cycle of transistors control signals. However, only for the value of a duty cycle near to $50 \%$, operating with zero current switching is possible. Different duty cycle values will result in the transistor turning-off while charging or discharging switched capacitors. This will result in hard turn-off and increase switching losses (no ZCS during turn-off transient process).

There are two ways of changing the duty cycle. The first is reducing the duty cycle value for both transistors, maintaining a shift in time equal to half of the switching period. The second way is reducing (or alternatively increasing) the duty cycle for transistor $T_{1}$, and controlling transistor $T_{2}$ is the negation of the former. In both options, the gain vs duty cycle characteristic is similar.

Figure 15 shows the relation between the voltage gains and duty cycle for the first way of changing the duty cycle. For a duty cycle near to zero, $G_{1}$ is close to $1, G_{2}$ is close to zero and as a consequence $G$ is approximately equal to 1 . The absolute values of gains are growing nonlinearly with an increase in duty cycles.


Fig. 15. Gain vs $T_{1}$ duty cycle ( $T_{2}$ control is a negation of $T_{1}$ control) for 300 W for resistive load $220 \Omega$

$$
\left(U_{\mathrm{in}}=100 \mathrm{~V} \text { and } f_{S}=100 \mathrm{kHz}\right)
$$

## 5. Conclusions

This paper presents a general-concept topology and switching methods of the proposed DCDC converter. The research results presented in this paper confirm that the proposed converter contains various superior qualities, such as the following:

- Three possible voltage gains. The theoretical maximum voltage gain of the converter can reach three $G=3$ but it can also provide $G=2 /-1$ with common grounding,
- Low number of switches. The converter requires only two switches and four diodes, which is favorable compared to different SC converters such as in [10] or [17],
- The principle of operation assumes the transfer of energy through the capacitors. A tiny choke has been used to achieve a quasi-sinusoidal current in the circuits where the switched capacitors are charged and discharged,
- Low voltage stresses on switches and diodes. All elements’ voltage stress is equal to input voltage (beside voltage overshoot),
- The efficiency was greater than $96 \%$ in the range from 120 W to 500 W (with the highest value $\eta_{\max }=97.29 \%$ ). Furthermore, the design can be improved with a focus on minimizing resistances.


## References

[1] Ioinovici A., Switched-capacitor power electronics circuits, IEEE Circuits Syst. Mag., vol. 1, no. 3, pp. 37-42 (2001), DOI: 10.1109/7384.963467.
[2] Forouzesh M., Siwakoti Y.P., Gorji S.A., Blaabjerg F., Lehman B., Step-Up DC-DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications, IEEE Trans. Power Electron., vol. 32, pp. 9143-9178 (2017), DOI: 10.1109/TPEL.2017.2652318.
[3] Waradzyn Z., Stala R., Mondzik A., Skała A., Penczek A., GaN-Based DC-DC Resonant Boost Converter with Very High Efficiency and Voltage Gain Control, Energies, vol. 13, no. 6403 (2020), DOI: 10.3390/en13236403.
[4] Chojowski M., Stala R., Piłat A., Skowron M., Folmer S., The Design Concept of Low Cost and Volume Switched-capacitor DC-DC Resonant Converter, 2021 IEEE 19th International Power Electronics and Motion Control Conference (PEMC), Gliwice, Poland, pp. 200-206 (2021), DOI: 10.1109/ PEMC48073.2021.9432547.
[5] Li S., Xie W., Smedley K.M., A Family of an Automatic Interleaved Dickson Switched-Capacitor Converter and Its ZVS Resonant Configuration, IEEE Transactions on Industrial Electronics, vol. 66, no. 1, pp. 255-264 (2019), DOI: 10.1109/TIE.2018.2829682.
[6] Sun R.Y., Webb S., Liu Y.-F., Flying capacitor design considerations for a 48-to-12 V, 35 a split-phase Dickson SC converter, Chinese Journal of Electrical Engineering, vol. 6, no. 4, pp. 28-41 (2020), DOI: 10.23919/CJEE.2020.000028.
[7] Alzahrani A., Shamsi P., Ferdowsi M., Analysis and design of bipolar Dickson DC-DC converter, 2017 IEEE Power and Energy Conference at Illinois (PECI), pp. 1-6 (2017), DOI: 10.1109/PECI. 2017.7935733.
[8] Alzahrani A., Shamsi P., Ferdowsi M., Boost converter with bipolar Dickson voltage multiplier cells, 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), pp. 228-233 (2017), DOI: 10.1109/ICRERA.2017.8191271.
[9] Cao Y., Samavatian V., Kaskani K., Eshraghi H., A Novel Nonisolated Ultra-High-Voltage-Gain DCDC Converter with Low Voltage Stress, IEEE Transactions on Industrial Electronics, vol. 64, no. 4, pp. 2809-2819 (2017), DOI: 10.1109/TIE.2016.2632681.
[10] Stala R. et al., High-Gain Switched-Capacitor DC-DC Converter with Low Count of Switches and Low Voltage Stress of Switches, IEEE Access, vol. 9, pp. 114267-114281 (2021), DOI: 10.1109/ACCESS.2021.3104399.
[11] Law K.K., Cheng K.W.E., Yeung Y.P.B., Design and analysis of switched-capacitor-based step-up resonant converters, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 5, pp. 943-948 (2005), DOI: 10.1109/TCSI.2004.840482.
[12] Li Z. et al., Analysis and Design of Half-bridge Dickson Resonant Switched-Capacitor Converters with "Indirect" Resonant Core, IEEE Transactions on Industry Applications, vol. 57, no. 5, pp. 5063-5073 (2021), DOI: 10.1109/TIA.2021.3091552.
[13] Emadi A., Williamson S.S., Khaligh A., Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems, IEEE Transactions on Power Electronics, vol. 21, no. 3, pp. 567-577 (2006), DOI: 10.1109/TPEL.2006.872378.
[14] Wang J., Automotive Headlamp HID Ballast Reference Design Using the dsPIC®DSC Device, Microchip Technology Inc., AN1372 (2011-2012).
[15] Lee M., Lai J.-S., Spread-Spectrum Frequency Modulation with Adaptive Three-Level Current Scheme to Improve EMI and Efficiency of Three-Level Boost DCM PFC, IEEE Transactions on Power Electronics, vol. 36, no. 3, pp. 2476-2480 (2021), DOI: 10.1109/TPEL.2020.3016238
[16] Fukuda K., Koizumi H., Three-level buck-boost dc-dc converter with voltage-lift-type switchedinductor, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society, pp. 1368-1373 (2013), DOI: 10.1109/IECON.2013.6699332.
[17] Emadi A. Williamson S.S., Khaligh A., Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems, in IEEE Transactions on Power Electronics, vol. 1, no. 3, pp. 567-577 (2006), DOI: 10.1109/TPEL.2006.872378.
[18] Kothapalli K.R., Ramteke M.R.R., Suryawanshi H.M., Reddi N.K., Kalahasthi R.B., Soft-Switched Ultra High Gain DC DC Converter with Voltage Multiplier Cell for DC Microgrid, in IEEE Transactions on Industrial Electronics (2020), DOI: 10.1109/TIE.2020.3031453.
[19] Choi W.-Y., Yang M.-K., Soft-Switching Bidirectional Three-Level DC-DC Converter with Simple Auxiliary Circuit, Electronics, vol. 8, no. 983 (2019), DOI: 10.3390/electronics8090983.
[20] Zulauf G., Park S., Liang W., Surakitbovorn K.N., Rivas-Davila J., COSS Losses in 600 V GaN Power Semiconductors in Soft-Switched, High- and Very-High-Frequency Power Converters, IEEE Transactions on Power Electronics, vol. 33, no. 12, pp. 10748-10763 (2018), DOI: 10.1109/TPEL. 2018.2800533.
[21] Tektronix, Inc., TCP0030A Datasheet 30 A AC/DC Current Probe, online: https://www.tek.com/ datasheet/30-ac-dc-current-probe, accessed May 2022
[22] Tektronix, Inc., MDO3000 Mixed Domain Oscilloscope, online: https://www.tek.com/oscilloscope/ mdo3000-mixed-domain-oscilloscope, accessed May 2022.
[23] Tektronix, Inc., TPP1000 Passive Voltage Probes, online: https://www.tek.com/datasheet/passive-voltage-probes, accessed May 2022.
[24] YOKOGAWA, WT500 Power Analyzer, WT500 Power Analyzer datasheet, online: https://tmi.yoko gawa.com/solutions/products/power-analyzers, accessed May 2022.
[25] Grandi G., Kazimierczuk M.K., Massarini A., Reggiani U., Sancineto G., Model of laminated iron-core inductors for high frequencies, IEEE Transactions on Magnetics, vol. 40, no. 4, pp. 1839-1845 (2004), DOI: 10.1109/TMAG.2004.830508.
[26] CREE, Silicon Carbide Power MOSFET, C3M0060065D datasheet, online: https://assets.wolfspeed. com/uploads/2020/12/C3M0060065D.pdf, accessed May 2022.
[27] VISHAY, Dual High Voltage Trench MOS Barrier Schottky Rectifier, VB60170G-E3, online: https: //www.vishay.com/docs/89950/vb60170g.pdf, accessed May 2022.

