Model predictive control of multilevel cascaded converter with boosting capability – a simulation study

P. WIATR* and M.P. KAZMIERKOWSKI
Electrotechnical Institute, 28 Pożaryskiego St., 04-703 Warsaw, Poland

Abstract. This paper presents a multilevel cascaded H-bridge 5-level converter with boosting capability. The standard solution for boosting voltage in power electronic devices is based on a DC-DC converter with a bulky inductor. However, inductor is a problematic component of a power electronic converter because usually it has to be individually designed and produced for every device and also because its size and weight do not allow for compact construction. This paper presents model predictive control (MPC) method that gives boosting capability for the presented converter. A novel contribution of this paper is the development of a predictive model of the converter and cost function enabling output current control and capacitor voltage balancing.

Key words: cascaded H-bridge (CHB), model predictive control (MPC), multilevel converters.

1. Introduction

With the increasing number of possible application of power electronic devices the requirements for power electronic converters systematically grow. Growing energy demand pushes converters to work with higher voltages and powers. Renewable energy sources call for higher efficiency and reliable converters. Electrical and Hybrid Vehicles need light and compact devices that will be easy to fit within a drive system. To find an answer to those rising problems a new converter topologies must be introduced and studied [1].

To overcome limitations of classical converter solutions, a family of multilevel converters have been introduced and studied for few last decades. They present great advantages compared with typical two-level converters. The main advantages can be listed out:
- lower output voltage distortion (lower THD),
- lower switching losses,
- lower dV/dt in output voltage.

The three main topologies within multilevel converter family are [1, 2]:
- diode clamped converter (DCC),
- flying capacitor (FC),
- cascaded H-bridge converter (CHB).

Most research works on multilevel converters have been focused on the first two converter topologies DCC and FC, and there are fewer papers concerning CHB. Lower attention among researchers concerning Cascaded H-bridge Converter have been most likely caused by the well-known fact that each H-bridge needs its own, separate DC source. Despite the aforementioned problem, CHB can be very attractive because of the following assets:
- possible modular design of a converter,
2. 5LCHB converter

This research paper presents a hybrid version of 5-level CHB converter with 3 phase bridge converter depicted in Fig. 1. The proposed converter uses a standard 3-leg converter and a H-bridge in series with each converters leg. Each H-bridge uses a capacitor as a DC power source.

In order to better explain the operation principles, a simplified single phase topology of a converter is shown in Figs. 2–6. The output voltage VP of a half-bridge is either +VDC/2 (switch S1 closed) or –VDC/2 (switches S1, S2 closed). Assuming that a capacitor C is kept charged to VDC/2, the H-bridge output voltage can take values +VDC/2 (switch S1a and S4a closed), 0 (switch S1a and S3a closed or S2a and S4a closed), or –VDC/2 (switches S2a and S3a closed).

It can be seen that the converter produces 5-level output waveform with voltage: +VDC, +VDC/2, 0, –VDC/2, –VDC.
In order to ensure proper operation of the converter, the voltage of capacitor C must be kept constant at the level of $+\frac{V_{DC}}{2}$. Capacitor voltage depends on capacitors current flow in each voltage state and power factor of the load. In order to examine charging and discharging states of the capacitor three figures for a different power factor of the load are depicted in Figs. 7–9. Symbols used in figures denote respectively:

- **C** – charging state,
- **D** – discharging state,
- **C/D** – charging or discharging state depending on a switch position,
- **0** – no charging or discharging state.

Generation of an output voltage $V = 0$ is the only state when it can be chosen if capacitor is charging or discharging. When load current $i$ is positive ($i > 0$), $S_{1,1}$ is closed (so that $V_P = +\frac{V_{DC}}{2}$) and $S_{2a}, S_{3a}$ are closed (so that $V_M = -\frac{V_{DC}}{2}$), then capacitor current is positive ($i_c = i$) and capacitor is charging. On the other hand, if $S_{1,2}$ is closed (so that $V_P = -\frac{V_{DC}}{2}$) and $S_{1a}, S_{4a}$ are closed (so that $V_M = +\frac{V_{DC}}{2}$), capacitor current is negative ($i_c = -i$) and capacitor is discharging. For the generation of an output voltage $V = +\frac{V_{DC}}{2}$ (VP = +VDC/2 and VM = 0) and $V = -\frac{V_{DC}}{2}$ (VP = –VDC/2 and VM = 0), capacitor current always equals zero ($i_c = 0$) regardless of the power factor of the load. For a generation of an output voltage $V = +\frac{V_{DC}}{2}$ (VP = +VDC/2 and VM = 0) and $V = -\frac{V_{DC}}{2}$ (VP = –VDC/2 and VM = 0), capacitor current can be positive when load current is negative ($i_c > 0$ when $i < 0$) and then capacitor is charging. During this state charging and discharging cannot be chosen; it depends on a power factor of a load. When phase displacement angle equals 0 ($\phi = 0$) charging is possible only during the generation of an output voltage $V = 0$. Since load current $i$ during this state is small, charging capability is small. Therefore, capacitor voltage regulation is very limited. When phase displacement grows to $\pi/4$ ($\phi = \pi/4$), the load current value is bigger during zero load voltage, so charging capability increases. When phase displacement equals $\pi/2$ ($\phi = \pi/2$), charging capability reaches its maximum.

During zero output voltage load current reaches its peak. Additionally during generation of a load voltage $V = +\frac{V_{DC}}{2}$ or $V = -\frac{V_{DC}}{2}$ when load current is negative ($i < 0$) capacitor is charging. The ability to regulate capacitor voltage to a level $\frac{V_{DC}}{2}$ affects the value of the highest load voltage. When the power factor of the load is close to 1, phase displacement is close to 0 ($\phi = 0$). That means the possible average charging current is small. If the output voltage grows, then the time in which output voltage level reaches $+\frac{V_{DC}}{2}$ or $-\frac{V_{DC}}{2}$ will
increase. The longer the highest levels of output voltage are generated, the greater is an average discharge current. When the output voltage surpasses a certain level, the average discharge current becomes greater than the average charging current and the capacitor starts discharging at each period of time. In this case, capacitor voltage cannot be kept at a constant level of VDC/2. When power factor of the load goes down to 0, phase displacement \( \phi \) grows to \( \pi/2 \). That means the amount of possible average charging current is growing. At displacement \( \phi \) equal to \( \pi/2 \) the amount of possible average charging current reaches maximum, therefore possible output voltage level grows to its maximum possible level. As a conclusion it can be said that the highest output voltage level of the converter depends on the displacement power factor of the load.

3. Mathematical model of 5LCHB converter

Considering the unitary vector \( a = e^{j\pi/3} \), which represents the 120° phase displacement between the phases, the output voltage vector can be defined as:

\[
v = \frac{2}{3}(v_{aN} + av_{bN} + a^2v_{cN}),
\]

where:

\[
v_{aN} = S_bV_{dc}, \quad (2)
\]

\[
v_{bN} = S_aV_{dc}, \quad (3)
\]

\[
v_{cN} = S_cV_{dc}. \quad (4)
\]

Voltage levels \( S_a, S_b, S_c \) for phases a, b, c are defined respectively:

\[
S_a = \begin{cases}
1.5 & \text{for } S_{1,1}S_{2,a}S_{3,a} \text{ on; } S_{1,2}S_{1,a}S_{4,a} \text{ off}
1 & \text{for } S_{1,1}S_{1,a}S_{3,a} \text{ on; } S_{1,2}S_{2,a}S_{4,a} \text{ off}
1 & \text{for } S_{1,1}S_{2,a}S_{4,a} \text{ on; } S_{1,2}S_{1,a}S_{3,a} \text{ off}
0.5 & \text{for } S_{1,2}S_{2,a}S_{3,a} \text{ on; } S_{1,1}S_{1,a}S_{4,a} \text{ off}
0 & \text{for } S_{1,2}S_{1,a}S_{4,a} \text{ on; } S_{1,1}S_{1,a}S_{3,a} \text{ off}
-0.5 & \text{for } S_{1,2}S_{1,a}S_{3,a} \text{ on; } S_{1,1}S_{2,a}S_{4,a} \text{ off}
\end{cases},
\]

\[
S_b = \begin{cases}
1.5 & \text{for } S_{1,3}S_{2,b}S_{3,b} \text{ on; } S_{1,a}S_{1,b}S_{4,b} \text{ off}
1 & \text{for } S_{1,3}S_{1,b}S_{3,b} \text{ on; } S_{1,a}S_{2,b}S_{4,b} \text{ off}
1 & \text{for } S_{1,3}S_{2,b}S_{4,b} \text{ on; } S_{1,a}S_{1,b}S_{3,b} \text{ off}
0.5 & \text{for } S_{1,a}S_{2,b}S_{3,b} \text{ on; } S_{1,3}S_{1,b}S_{4,b} \text{ off}
0 & \text{for } S_{1,a}S_{2,b}S_{4,b} \text{ on; } S_{1,3}S_{1,b}S_{3,b} \text{ off}
-0.5 & \text{for } S_{1,a}S_{1,b}S_{3,b} \text{ on; } S_{1,3}S_{2,b}S_{4,b} \text{ off}
\end{cases},
\]

\[
S_c = \begin{cases}
1.5 & \text{for } S_{1,5}S_{2,c}S_{3,c} \text{ on; } S_{1,6}S_{1,c}S_{4,c} \text{ off}
1 & \text{for } S_{1,6}S_{1,c}S_{3,c} \text{ on; } S_{1,6}S_{2,c}S_{4,c} \text{ off}
1 & \text{for } S_{1,5}S_{2,c}S_{4,c} \text{ on; } S_{1,6}S_{1,c}S_{3,c} \text{ off}
0.5 & \text{for } S_{1,6}S_{2,c}S_{3,c} \text{ on; } S_{1,5}S_{1,c}S_{4,c} \text{ off}
0 & \text{for } S_{1,6}S_{1,c}S_{3,c} \text{ on; } S_{1,6}S_{2,c}S_{4,c} \text{ off}
-0.5 & \text{for } S_{1,6}S_{1,c}S_{4,c} \text{ on; } S_{1,5}S_{2,c}S_{3,c} \text{ off}
\end{cases} \quad (7)
\]

All combination of voltage states \( S_a, S_b, S_c \) give 125 vectors total and 61 with different values. All available vectors on the complex plane are shown in Fig. 10.

![Fig. 10. Voltage vectors on a complex plane](image)

Capacitor currents can be defined as:

\[
i_{cx} = H_xi_x, \quad (8)
\]

\( H_x \) is a function of output voltage level \( S_x \):

\[
H_x = \begin{cases}
1 & \text{for } S_x = -0.5 \text{ lub } 0.5
0 & \text{for } S_x = 1 \text{ lub } 0
-1 & \text{for } S_x = 1.5
\end{cases}, \quad (9)
\]

where \( x = a, b, c \).

4. Predictive current control

Model predictive current control (MPC) strategy proposed in this paper uses a discrete model of a converter and load to predict the behavior of the system for each possible voltage vector generated by the converter. The voltage vector that minimizes a cost function is selected and applied during a whole sampling interval. According to [7–9], the current of a sample \( k+1 \) for the vectorial model of the RLE load from Fig. 1 with a sample time \( T_s \) can be expressed as:

\[
i_P(k + 1) = \left(1 - \frac{RT_x}{L}\right)i(k) + \frac{T_x}{L}(v(k) - e(k)). \quad (10)
\]
Predicted capacitor voltage according to [7] can be expressed as:

\[ V_{cx}^p(k+1) = V_{cx}(k) + \frac{1}{C_{cx}}i_{cx}(k)T_s, \]

where \( x = a, b, c. \)

In order to select the optimal voltage vector, it is necessary to calculate the predicted current for all 125 voltage vectors, and then evaluate cost function \( g \) which is a sum of current errors and capacitor voltage errors:

\[ g = |i_{pca} - i_{pcal}| + |i_{pba} - i_{pcb}| + |V_{ccal} - V_{cpal}| + \lambda |V_{ccal} - V_{pca}| + \lambda |V_{ccal} - V_{pba}|, \]

where: \( i_{pca}, i_{pcal} - \alpha, \beta \) components of the reference current vector, \( i_{pba}, i_{pcb}, \beta \) components of the prediction current from (10), \( V_{ccal}, V_{cpal} - \) reference voltage of capacitors \( C_a, C_b, C_c, V_{pca}, V_{pba}, V_{pc}, V_{ppb} - \) prediction voltage of capacitors \( C_a, C_b, C_c, \lambda - \) weighting factor that handles relation between terms dedicated to current tracking and capacitor voltage balancing. Parameter \( \lambda \) was set for 0.1. According to simulation experiments this value ensures a good quality waveforms in a wide range of phase displacement angle \( \phi \). Optimal setting of parameter \( \lambda \) is out of scope of this paper. Capacitor voltage errors in a cost function provide capacitor voltage regulation. The voltage vector that minimizes the cost function will be chosen as an optimal vector. The whole algorithm of MPC is illustrated in Fig. 11.

![Fig. 11. MPC control algorithm](image)

### Table 1

<table>
<thead>
<tr>
<th>Capacitance value [( \mu F )]</th>
<th>Maximum modulation index m</th>
<th>Boosting ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>1.5</td>
<td>1.3</td>
</tr>
<tr>
<td>1000</td>
<td>1.6</td>
<td>1.39</td>
</tr>
<tr>
<td>4000</td>
<td>2</td>
<td>1.74</td>
</tr>
<tr>
<td>7000</td>
<td>2</td>
<td>1.74</td>
</tr>
</tbody>
</table>

For capacitance values 500 \( \mu F \) and 1000 \( \mu F \), the linear region of operation is much smaller than for 4000 \( \mu F \). Larger capacitance of 7000 \( \mu F \) does not extend linear region, so capacitance 4000 \( \mu F \) was chosen as the optimal value.

All simulation were performed for a sampling time \( T_s = 200 \mu s \). Phase voltages and currents for different modulation indexes and phase displacement angles of the load are depicted in Figs. 12–17. Modulation index definition used for the simulation is [9]:

\[ m = \frac{V_1}{V_{dc}/2}, \]

where \( V_1 \) is the 1st order harmonic of the output phase voltage.

![Fig. 12. Voltages \( V_{ca}, V_{cb}, V_{cd} \) (top), currents \( i_{ca}, i_{cb}, i_{cd} \) (bottom) for \( m = 2, c_a, c_b, c_c = 0 \) and \( \phi = 85 \)](image)
Figure 12 presents waveforms for modulation index $m = 2$ at phase displacement angle $\phi = 85$. It is a maximum available value of this parameter. When modulation index exceeds this value, converter is losing its capacity to regulate capacitor voltage level to $V_{DC}/2$ and output voltage and current gets distorted. Example waveform for modulation index $m = 2.2$ is depicted in Fig. 18. Figures 14 and 16 present the maximum modulation index waveforms for $\phi = 50$ and $\phi = 15$, respectively.

Maximum output voltage of 5LCHB converter for all presented phase displacement angles is always greater than the output voltage of a classical 2-level 3 phase converter. Classical converter can reach maximum value of modulation index $m = 1.15$. For parameters used in simulation maximum output phase voltage measured was 100V whilst a classical converter can reach maximum $V_{DC}/\sqrt{3} = 57.73$ V. That bring boosting ratio 1.73. For $\phi = 15$ boosting ratio equals 1.12.
Measuring the 1st order harmonic of the output phase voltage $V_1$ for different modulation index values control characteristic for 5LCHB was designated (Fig. 19). Figs. 20 and 21 show THD of phase voltage and phase current for different $\phi$. Exemplary waveforms of output voltage and current with, $e_a$, $e_b$, $e_c = 25$ V are depicted in Figs. 22 and 23. Only one phase $e_a$ is shown for a better clarity.

The presented predictive controller successfully regulates capacitor voltage. In order to limit capacitor voltage variations, a cost function was set to reach infinite value for every voltage vector that would exceed a capacitor voltage limits of 40
V–60 V. Fig. 24. shows an example of capacitor voltage and current for $m = 1.6$ and $\varphi = 85$. It can be seen that capacitor voltage resolves around 50 V level with maximum 5 V voltage drop.

When the converter reaches its maximum modulation index, the capacitors average voltage level goes down and voltage drop reaches 10 V (Fig. 25). When modulation index reaches $m = 2.2$ average capacitor voltage level goes even further down closer to its lower limit of 40 V (Fig. 26). For most of the time voltage value does not reach 50 V. That means controller lost its capability to keep voltage at level 50 V, and output voltage and current are distorted. Regulation of capacitor voltage for $\varphi = 50$ and $\varphi = 15$ are depicted in Fig. 27 and Fig. 28 respectively. In order to observe capacitor voltage regulation in transient states, simulations with reference current change were
performed (Figs. 29–32). It can be observed that after current change at instant $t = 0.12s$, the capacitor voltage drop greatly increases and after a transient the voltage get stable. Figures 24–32 confirms a successful operation of control algorithm for capacitor voltage balancing.

As mentioned in Section 2 of this paper, the maximum load voltage depends on power factor of the load. Figure 33 depicts the maximum value of modulation index in function of angle $\phi$. This characteristic was made for parameters mentioned in Sections 4 and 5. If modulation index exceeds the maximum value denoted by characteristic, the predictive controller loses its ability to balance capacitor voltage and output waveforms of voltage and current get distorted.
6. Conclusions

This paper analyzes cascaded H-bridge 5-level converter. It uses a classical 2-level 3-phase converter with H-bridge connected in series in each phase. A novel model predictive control (MPC) has been proposed for output current control and capacitor voltage balancing.

Utilization of MPC has the following features and advantages:
- simple solution for multilevel converter compared to other control strategies,
- elimination of PWM modulator,
- simple application of capacitor voltage balancing.

Among its disadvantages one may find:
- requirement of fast processor for on-line optimization,
- the knowledge of the load parameters being required.

Simulation studies showed that 5LCHB converter with model predictive controller has the following advantages:
- generation of boosted output voltage,
- good quality of output waveform with low THD,
- fast response to reference current changes.

The observed disadvantages are:
- a large number of switching devices,
- utilization of bulky capacitors for powering H-bridges.

Acknowledgments. This work was supported by the National Science Centre as the scientific project DEC-2014/15/N/ST7/05067.

REFERENCES


