Details

Title

Sampling Jitter in Audio A/D Converters

Journal title

Archives of Acoustics

Yearbook

2011

Volume

vol. 36

Numer

No 4

Authors

Keywords

analog-to-digital converter (ADC) ; successive approximation register (SAR) ADC ; sigma-delta (ΣΔ) ADC ; sample-and-hold circuit ; DT ΣΔ modulator ; CT ΣΔ modulator ; time jitter ; aperture jitter ; clock jitter ; periodic clock jitter ; signal-to-noise ratio (SNR)

Divisions of PAS

Nauki Techniczne

Coverage

831-849

Publisher

Committee on Acoustics PAS, PAS Institute of Fundamental Technological Research, Polish Acoustical Society

Date

2011

Type

Artykuły / Articles

Identifier

ISSN 0137-5075 ; eISSN 2300-262X

References

Ahmed G. (2010), Jitter analysis of continuous-time sigma-delta wide-band ADC for software defined radio, International Journal of Engineering Science and Technology, 2, 9, 4336. ; Angus J. (1998), A new method for analysing the effects of end-to-end jitter in digital audio systems. ; Ashry A. (2009), Fast and accurate jitter simulation technique for continuous-time sigma-delta modulators, Electronics Letters, 45, 24. ; Awad S. (1998), Analysis of accumulated timing-jitter in the time domain, IEEE Trans. on Instrumentation and Measurement, 47, 1, 69, doi.org/10.1109/19.728792 ; Brannon B. (2006), Aperture uncertainty and ADC system performance. ; Chiorboli G. (1997), A new method for estimating the aperture uncertaint of A/D converters, null, 632. ; Chopp P. (2009), Analysis of clock-jitter effects in continuous-timeΣδ modulators using discrete-time models, IEEE Trans. on Circuits and Systems-I: Regular Papers, 56, 6, 1134, doi.org/10.1109/TCSI.2008.2008501 ; Dunn J. (2000), Jitter theory. ; Harris S. (1990), The effects of sampling clock jitter on Nyquist sampling Analog-to-Digital Converters, and on Oversampling Delta-Sigma ADCs, Journal of the Audio Engineering Society, 38, 7/8, 537. ; Kester W. (2008), Aperture time, aperture jitter, aperture delay time - removing the confusion. ; Kobayashi H. (1999), Aperture jitter effects in wideband ADC system, null, 1705. ; Kobayashi D. (2007), Jitter tolerant continuous-time sigma-delta A-D Converter employing in-loop low-pass filter, IEEE Trans. Fundamentals, E90, 2, 351, doi.org/10.1093/ietfec/e90-a.2.351 ; Kulka Z. (2006), Analog-to-digital and digital-to-analog converters for high-quality musical sound, Wydawnictwo Politechniki Białostockiej, Rozprawy naukowe, 134, I, 269. ; Ortmanns M. (2001), Clock jitter insensitive continuous-timeΣδ modulators, null, 2, 1049. ; Raikwar P. (2009), Analysis of timing jitters on the performance of bandpass DT-sigma delta ADC for software defined radio receivers, Int. Journal of Recent Trends in Engineering, 2, 7, 46. ; J. San Pablo (2005), Jitter effect comparison on continuous-time sigma-delta modulators with different feedback signal shapes, VLSI Circuits and Systems II, Proc. of the SPIE, 5837, 83. ; Shamsi H. (2008), Less jitter sensitive NTF design for NRZ multi-bit continuous-time delta-sigma modulators, IEICE Electronics Express, 5, 21, 895, doi.org/10.1587/elex.5.895 ; Shinagawa M. (1990), Jitter analysis of high-speed sampling systems, IEEE Journal of Solid-State Circuits, 25, 1, 220, doi.org/10.1109/4.50307 ; Srinivasan V. (2002), A method for the estimation of aperture uncertainty in A-D converters, The IEEE Int. Symp. on Circuits and Systems (ISCAS), 3, 125. ; Strak A. (2004), Analysis of clock jitter effects in wideband sigma-delta modulators for RF-applications, Kluwer Academic Publishers, Analog Integrated Circuits and Signal Processing, 41, 2-3, 223, doi.org/10.1023/B:ALOG.0000041638.12447.7d ; Tortosa R. (2005), Analysis of clock jitter error in multibit continuous-timeΣδ modulators with NRZ feedback waveform, null, 4, 3103. ; Veldhoven R. (2003), A triple-mode continuous-timeΣδ modulator with switchedcapacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver, IEEE Journal of Solid-State Circuits, 38, 12, 2069, doi.org/10.1109/JSSC.2003.819165 ; Walden R. (1999), Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, JSAC-17, 4, 539, doi.org/10.1109/49.761034 ; Yang Y. (2007), A 330 mW 216 kHz 124 dB single die stereo delta-sigma audio analog-to-digital. ; E. van der Zwan (1996), A 0.2-mW CMOSΣδ modulator for speech coding with 80 dB dynamic range, IEEE Journal of Solid-State Circuits, 31, 12, 1873, doi.org/10.1109/4.545807

DOI

10.2478/v10168-011-0055-3

×