A Nearly Optimal Fractional Delay Filter Design Using an Asymmetric Window

Journal title

International Journal of Electronics and Telecommunications




vol. 57


No 4


Divisions of PAS

Nauki Techniczne


Polish Academy of Sciences Committee of Electronics and Telecommunications




DOI: 10.2478/v10177-011-0065-0 ; eISSN 2300-1933 (since 2013) ; ISSN 2081-8491 (until 2012)


International Journal of Electronics and Telecommunications; 2011; vol. 57; No 4


Watkins G. (2001), Optimal Farrow Coefficients for Symbol Timing Recovery, IEEE Communications Letters, 5, 9, 381, ; Rajamani K. (2000), An Efficient Algorithm for Sample Rate Conversion from CD to DAT, IEEE Signal Processing Letters, 7, 10, 288, ; Kroon P. (1990), Pitch Prediction with High Temporal Resolution, null, 2, 661. ; Valimaki V. (1995), Thesis for the degree of Doctor of Technology. ; Smith J. (1984), Estimation of Multipath Delay, null. ; Laakso T. (1996), Splitting the Unit Delay, IEEE Signal Processing Magazine, 13, 1, 30, ; Sac M. (2009), Gain Deficit Effect in the Fractional Delay Filter Design by the Window Method, Proceedings of SPIE, 7502, ; Elliot D. (1987), Handbook of Digital Signal Processing. ; Madisetti V. (1998), The Digital Signal Processing Handbook. ; Blok M. (2011), Gain Correction for Nearly Optimal Variable Fractional Sample Delay Filter Design. ; Blok M. (2011), On Practical Aspects of Optimal FSD Filter Design Using Extracted Window Method. ; Blok M. (2010), XIV Poznańskie Warsztaty Telekomunikacyjne. ; Hermanowicz E. (1998), A Nearly Optimal Variable Fractional Delay Filter with Extracted Chebyshev Window, null, 2, 401. ; Hermanowicz E. (2000), Iterative Technique for Approximate Minimax Design of Complex Digital FIR Filters, null, 1, 83. ; Yekta M. (2008), Half-band FIR Fractional Delay Filters with Closed-form Coefficient Formulas and Modular Implementation Based on Lagrange Interpolators, Signal Processing, 88, 2913, ; Lang M. (1994), Simple and Robust Method for the Design of Allpass Filters Using Least-squares Phase Error Criterion, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 41, 1, 40,